QualCore gains IP and designers in LEDA acquisition
QualCore gains IP and designers in LEDA acquisition
By Michael Santarini, EE Times
September 8, 2003 (4:13 p.m. EST)
URL: http://www.eetimes.com/story/OEG20030908S0075
SAN JOSE, Calif. Digital design services and IP company QualCore Logic Inc. has acquired analog and mixed-signal design core vendor LEDA Systems Inc. (Plano, Texas) for an undisclosed amount. Mahendra Jain, president of QualCore Logic, said the acquisition brings design expertise and an extensive portfolio of cores to QualCore. "ASIC designers have told us that more and more they require expertise in both digital and analog design to meet the growing demand for mixed-signal solutions," said Jain. "LEDA has one of the largest portfolios of mixed-signal IP, and has been providing analog IP for the past eight years. QualCore's expertise is in digital design and services. LEDA Systems and QualCore Logic are complementary they bring some expertise we didn't have." Jain said the company picks up 35 new employees and access to over 80 analog mixed-signal designers, who occasionally worked under contract with LEDA. Jain also claims that LEDA has one of the industry's broadest portfolio offerings for mixed-signal and analog IP totaling more than 400 parts. Mixed-signal IP ranges from special I/Os, DAC/ADC and PLLs, to high performance serial link transceivers, including platforms for the graphics, wireless and wireline as well as consumer segments. The combined company, with offices in Plano, Sunnyvale, Calif., and Hyderabad, India, now has close to 200 employees and consultants.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- QualCore Logic Acquires LEDA Systems
- Software gains importance for silicon designers
- Sequence taps Qualcore for SoC center in India
- Accellera standards group creates designers forum <!-- verification -->
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs