Accellera standards group creates designers forum <!-- verification -->
Accellera standards group creates designers forum
By Michael Santarini, EE Times
January 10, 2002 (12:57 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020110S0058
SAN MATEO, Calif. EDA standards organization Accellera has launched a forum to let design tool users identify, participate in and drive future industry standards. Gabe Moretti, former chairman of VHDL International, which merged with Open Verilog International to form Accellera, is the first chairman of the effort, dubbed Accellera Designer Forum (ADF). "Accellera is largely a vendor-staffed organization and what it was missing was greater user participation," said Moretti. "ADF will give users the opportunity to do two things: discuss current issues in EDA and be generators of the requirements for new EDA standards." Moretti said the organization will examine such areas as system-level design, physical synthesis, place and route and design constraints use and management. It will also look at issues with Verilog and VHDL. Moretti said that VHDL International and OVI e ach had its own users groups like ADF but that Accellera had been lagging behind in user input until now. "We sent out a mailing to our users groups and we have received great response," said Moretti. "We received many responses asking what took us so long to get users involved in the organization. It is very encouraging." Moretti said ADF plans to hold its next meeting at HDLCon in San Jose, Calif., March 11 and 12. At the meeting the organization hopes to solidify a charter and organizational structure. ADF membership is free and renewable annually. Interested parties can sign up and get more information about the organization at http://www.eda.org/adf. Moretti, who is EDA editor of EDN magazine, said he will remain chairman of ADF through its launch, after which members will vote to fill the post.
Related Semiconductor IP
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
Related News
- EDA Standards Organizations Accellera and The SPIRIT Consortium Announce Plans to Merge
- Standards Organizations Accellera and The SPIRIT Consortium Complete Merger
- Accellera and the IEEE Standards Association Report on Popularity of Intellectual Property (IP) Standard
- Accellera Systems Initiative Acquires Open Core Protocol Standard and Infrastructure to Strengthen Interoperability in Electronic Standards Development
Latest News
- Hexagon Semi’s HX77 AR Display Processor Achieves Ultra-Low Power Consumption with VeriSilicon’s Nano IP Portfolio
- ZeroRISC and Leading Research Institutions Deliver Production-Grade Post-Quantum Cryptography for Open Silicon
- GlobalFoundries Announces Availability of AutoPro 150 eMRAM Technology on Enhanced FDX Platform for Advanced Automotive Applications
- MIPS and INOVA Collaborate to put Physical AI into the palm of Robotic hands with new Reference Platform
- Allegro DVT Launches DWP300 DeWarp Semiconductor IP