Update: Quake prompts supply chain worries
Mark LaPedus , Peter Clarke, EETimes
3/11/2011 11:29 AM EST
LONDON – It is still hard to find out the state of a number of wafer fabs in the prefectures closest to the massive earthquake, and resulting tsunami that hit Japan Friday (March 11).
Normally factories, which are built to withstand earthquakes in the area, suffer little damage and the worst that happens is a loss of work in progress. However, the magnitude of the quake--which measured 8.9 on the Richter scale--may have been significant enough to damage factories. Re-establishing electricity and water supplies and transportation links may take many days.
To read the full article, click here
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- Design And Reuse Launches at DATE2002 IP Supply Chain: a powerful environment for Intranet IP based SoC Design
- Interview: Roelandts, president and CEO of Xilinx discusses the shifting balance between FPGAs and ASICs, the role of FPGAs in consumer electronics and supply chain gains
- Celoxica and EBV Elektronik Combine ESL Design with Semiconductor Supply Chain Integration
- Standards Support Pushes VaST's CoMET6 Deeper Into Embedded Supply Chain
Latest News
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem