Predictable semiconductor cycle ahead?
Walden Rhines, CEO, Mentor Graphics
EETimes (9/17/2012 12:00 PM EDT)
But there is a big change in semiconductor supply characteristics in progress today and it will have a significant impact (Figure 1 below).
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Wipro methodology monitors IC design cycle
- NeoMagic pushes ahead with new SoC strategy, posts $6.8 million loss
- 24-hour chip design cycle called possible
- Synopsys unveils synthesis technology to improve FPGA design cycle
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs