Gennum Debuts PCI Express 3.0 IP, Showcases Bridging Solutions for HD Video at PCI-SIG
July 9, 2009
-- Gennum Corporation (TSX: GND) continues to push performance limits for PCI Express (PCIe) with demonstrations next week at the PCI-SIG Developers Conference being held in San Jose July 15-16. Gennum’s Snowbush IP group will showcase the industry'’s first public demonstration of a PCIe 3.0 PHY, highlighting its unprecedented electrical performance, as well as demonstrations of PCIe 2.0 and SATA IP in a PCIe SATA bridge. Gennum will also demonstrate 3 gigabits (Gb/s) live video capture using Gennum'’s PCIe 2.0 solutions, underscoring the potential for PCIe in SDI video applications.
Technical experts from Gennum will also present at the two-day conference, an event designed to provide intensive training on all aspects of PCIe.
What:
- PCIe HD Video Capture Demonstration
- PCIe 3.0 PHY IP Demonstration
- “Anatomy and Applications of PCIe Switching Technology” Paper Presentation
- “Optimizing PCIe Performance in PCs & Embedded Systems” Paper Presentation
:
PCI-SIG Conference, San Jose Convention Center, Gennum Booth #14
About Gennum
Gennum Corporation (TSX: GND) designs innovative semiconductor solutions and intellectual property (IP) cores for the world’s most advanced consumer connectivity, enterprise, video broadcast and data communications products. Leveraging the company’s proven optical, analog and mixed-signal products, and IP, Gennum enables multimedia and data communications products to send and receive information without compromising the signal integrity. A recognized award-winner for advances in high definition (HD) broadcasting, Gennum is headquartered in Burlington, Canada, and has global design, research and development and sales offices in Canada, Germany, India, Japan, Korea, Mexico, Taiwan, the United States and the United Kingdom.
Related Semiconductor IP
- PCI Express to AMBA 4 AXI/3 AXI Bridge
- Multi-Port Switch IP for PCI Express
- IDE Security IP Modules for PCI Express 7.0
- Controller IP for PCI Express 7.0
- PCI Express (PCIe) 2.1 Controller
Related News
- Mobiveil Teams With Semtech to Provide SoC Designers a Verified PCI Express(R) 3.0 Controller and PCI Express 3.0 PHY IP Solution
- Cadence Achieves First PCI Express 2.0 and PCI Express 3.0 Compliance for TSMC 16nm FinFET Plus Process
- PLDA Achieves PCI Express 3.0 Compliance for XpressSWITCH IP, Adding to its List of PCI Express Compliant Products
- PLDA and M31 Announce a Compliant PCI Express 3.0 Solution Including PLDA's XpressRICH3 Controller and M31's PHY IP for the TSMC 28HPC+ Process Node at 8 GT/s
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology