Oasys Announces New Funding Led by Intel Capital, Xilinx and former Cadence CEO Joe Costello
July 25, 1013 - Oasys Design Systems announced they have raised a new round of funding led by Intel Capital, Xilinx and former Cadence CEO, Joe Costello. Funds will be used to expand the company’s sales, marketing and product development activities
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- Exclusive CEO Interview: Latest Funding Drives Ventana's First RISC-V Chiplets in Data Centers
- Cadence Digital, Custom/Analog Design Flows Certified and Design IP Available for Intel 16 FinFET Process
- Intel CEO Voices Concerns About CHIPS Funds, Export Controls
- Intel and Cadence Expand Partnership to Enable Best-in-Class SoC Design on Intel's Advanced Processes
Latest News
- Cadence Completes Acquisition of Hexagon’s Design and Engineering Business, Advancing Leadership in Physical AI and Multiphysics
- TES Launches its µEngine: Parallel CPU System for Deterministic Real-Time HDL Applications
- PQShield becomes ST Authorized Partner
- sensiBel Licenses Sofics’ Advanced ESD Solutions for their Studio-quality MEMS Microphone Technology
- Socionext and Innatera Introduce Integrated 60 GHz FMCW Radar and Neuromorphic Edge AI for Human Presence Detection