Numem exhibits at the Flash Memory Summit
Sunnyvale, Calif, August 2, 2018 – Numem (formerly known as NVMEngines, Inc.), will be exhibiting at the Flash Memory Summit, on August 7-9, 2018 at the Santa Clara Convention Center in Santa Clara.
Numem has developed high performance and low power Memory IP cores based on MRAM and Design Automation Tools for integration into SoCs. These Memory IP Cores boast state-of-theart performance and can replace both SRAM and eFlash in applications such as low power IoT in, AI, Robotics and Automotive. MRAM based IP cores are expected to evolve with the process technology and bring strong power/performance/cost benefits, promising to replace embedded flash and SRAMs in many SoCs over time.
Numem will be exhibiting from 9:00 am to 5:00pm, demonstrating the results from its one of its MRAM memory IP test chip.
WHERE:
Santa Clara Convention Center, Santa Clara
5001 Great America Parkway, Santa Clara, USA
https://flashmemorysummit.com/
About Numem
Numem (formerly NVMEngines) is a leading provider of advanced memory products based on MRAM/ReRAM. Numem leverages its 50+ years experience in MRAM/ReRAM memory design and Design Automation Tools and test results from its multiple test chips. Numem’s patented technology provides best in class power, area, performance and product robustness to the memory industry, enabling secure, low-power and high-density storage with complete solutions from Silicon to Software. Visit our website http://www.numem.com or contact us at sales@numem.com.
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related News
- IP-Maker to exhibit at Flash Memory Summit 2013, Booth #218
- Xilinx Showcases Smarter Solutions for Data Center Flash Storage and Application Acceleration at Flash Memory Summit 2014
- IP-Maker to showcase new NVMe reference design at Flash Memory Summit
- Altera to Demonstrate FPGA Technologies at Flash Memory Summit 2014
Latest News
- EDGEAI to Revolutionize Smart Metering with BrainChip Akida 2 License
- IC Manage Advances GDP-XL to GDP-AI — Boosting Designer Efficiency and Accelerating Workflows
- Safe and Secure Technologies, the new BSC and UPC spin-off that will design chips for critical sectors where “failure is not an option”
- CHERI-Mocha memory-safe compute subsystem is now open
- GlobalFoundries Files Patent Infringement Lawsuits Against Tower Semiconductor to Protect High-Performance American Chip Innovation