Numem参加闪存峰会
Sunnyvale, Calif, August 2, 2018 – Numem (formerly known as NVMEngines, Inc.), will be exhibiting at the Flash Memory Summit, on August 7-9, 2018 at the Santa Clara Convention Center in Santa Clara.
Numem has developed high performance and low power Memory IP cores based on MRAM and Design Automation Tools for integration into SoCs. These Memory IP Cores boast state-of-theart performance and can replace both SRAM and eFlash in applications such as low power IoT in, AI, Robotics and Automotive. MRAM based IP cores are expected to evolve with the process technology and bring strong power/performance/cost benefits, promising to replace embedded flash and SRAMs in many SoCs over time.
Numem will be exhibiting from 9:00 am to 5:00pm, demonstrating the results from its one of its MRAM memory IP test chip.
WHERE:
Santa Clara Convention Center, Santa Clara
5001 Great America Parkway, Santa Clara, USA
https://flashmemorysummit.com/
About Numem
Numem (formerly NVMEngines) is a leading provider of advanced memory products based on MRAM/ReRAM. Numem leverages its 50+ years experience in MRAM/ReRAM memory design and Design Automation Tools and test results from its multiple test chips. Numem’s patented technology provides best in class power, area, performance and product robustness to the memory industry, enabling secure, low-power and high-density storage with complete solutions from Silicon to Software. Visit our website http://www.numem.com or contact us at sales@numem.com.
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related News
- Arasan将在2018年闪存峰会上展示用于12nm SoC设计的SD卡UHS-II PHY IP和eMMC 5.1 PHY IP
- Arasan将在2019年闪存峰会上展示其SD卡UHS-II PHY IP和EMMC 5.1 PHY IP,用于12nm SOC设计
- Toshiba与新思科技开展合作加快3D Flash验证
- 珠海创飞芯推出eNOR 嵌入式闪存IP和采用65nm浮栅工艺的SPI NOR Flash产品