Mosaid, ADI optimize embedded DRAM macrocell for DSP
Mosaid, ADI optimize embedded DRAM macrocell for DSP
By EBN Staff, EBN
July 20, 2000 (4:11 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000720S0031
Analog Devices Inc. and Mosaid Technologies Inc. today announced they have completed a fast-access embedded DRAM macrocell for use in semiconductor design. The jointly developed macrocell will enable more than 10 times more memory to be integrated with ADI's digital signal processors. The companies said pplications such as wireless and broadband communications will benefit from reducing the number of chips in the system, which in turn reduces system power consumption and size. Software requirements are driving the need for new levels of memory integration. While DRAM has long-offered density advantages, it previously lacked the performance required for real-time signal processing. This technology enables high performance solutions to be developed for DSP applications. "ADI had critical requirements for their industry-leading DSP solutions, and the Mosaid design team responded by developing a completely new macrocell architecture," said Dan M athers, senior vice president and general manager of Mosaid Semiconductor. "We were able to create a unique product that offers two significant advantages. One, by using embedded DRAM, we eliminate the die-size issues that are a concern with SRAM; and two, our chip architecture offers increased random access cycle speed over current DRAM-based technology." ADI chose Mosaid because of its ability to solve the challenge of getting embedded DRAM on high performance DSPs, said Bob Conrad, vice president of Analog Devices' DSP Division. "The next frontier of DSP applications will require SRAM performance with DRAM density. The Mosaid macrocell boasts an SRAM-like interface, which allows us to easily implement the product with our DSP products and use this improved performance without extended design-in or redesign time."
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Oki Semiconductor Signs DRAM License With MOSAID
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- Cadence Introduces the Tensilica HiFi 5 DSP, the First DSP Optimized for AI Speech and Audio Processing
- ARM, Improv to optimize DSP core for on-chip bus, create co-simulation system
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost