Mentor Graphics Veloce Emulation Platform Allows Inuitive to Achieve First-Pass Silicon Success
WILSONVILLE, Ore., June 25, 2014 -- Mentor Graphics Corp., a leader in advanced system verification solutions, today announced that Inuitive, a developer of innovative technologies that improve user experiences for latest-generation mobile applications, has achieved first-pass silicon success using the Veloce® emulation platform for System-On-Chip (SoC) verification.
Inuitive's NUI (Natural User Interface) technology creates 3D depth map and intuitive mobile applications that understand and predict the actions a user wants to perform in any given situation. Inuitive's NUI accomplishes this task in a simple and intuitive way. The key components of the technology are Inuitive's latest multi-core processor chip, NU3000, and their innovative software that improves the usability of various mobile devices, such as PCs, tablets, and smartphones, bringing a new level of user personalization to the device by completing various user tasks with one touch.
"To achieve the level of verification required for our designs, we chose the Veloce emulation platform from Mentor for its superior performance and excellent pre-and-post- silicon hardware-software debug environment," said Shlomo Gadot , CEO, Inuitive. "Our ability to perform pre-silicon Linux boot was made possible due to the high performance of Veloce, which would have been impractical in software simulation. Additionally, we were able to test our USB software drivers and other chip interfaces extensively prior to silicon being available. Once we received silicon samples, we were able to bring up and test our chips in a matter of days due to the resulting high quality of the design, which is a testament to the high-level of pre-silicon verification we achieved with Veloce."
"I am very pleased with Inuitive's success in creating first-pass silicon, and it is gratifying to see how the Veloce platform has been a key part of their hardware-software verification flow for their innovative SoC designs," said Eric Selosse, vice president, Mentor Emulation Division. "I wish Inuitive more success in the future and look forward to our continued collaboration on SoC verification requirements."
About the Veloce Emulation Platform
The Veloce emulation platform reduces project schedules and costs by delivering high-performance hardware-software verification, virtualized emulation, and traditional in-circuit emulation of complex SoC designs. The Veloce platform achieves these benefits through a unique emulation-on-chip architecture and best-in-class software and hardware technologies, delivering fast compiles, full debug visibility, advanced software-debug, and power aware and analysis tools. Additionally, leading-edge protocol solutions provide off-the-shelf portfolios of easy-to-use verification IPs (VIPs), ICE applications (iSolve™), and VirtuaLAB components that are an essential part of verifying both IP and SoC-based designs, delivering high levels of productivity and ROI to the end user.
About Mentor Graphics
Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year in excess of $1.15 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/ .
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- Mentor Graphics Veloce Emulation Platform Supports Andes Processors
- Mentor Graphics Veloce Emulation Platform Used by Imagination for Verification of PowerVR Wizard Ray-Tracing GPU
- Mentor Graphics Veloce Power Application Redefines Power Analysis Flow
- Patent Office Grants Mentor Graphics Petition to Rule Synopsys Emulation Patent Claims Unpatentable
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers