Sidense Webinar on Memory Considerations for the Smart Connected Universe
Ottawa, Canada and San Jose, Calif. -- April 28, 2015 -- Attend the Sidense Webinar on May 6 and learn how your Smart Connected design can benefit from Sidense’s 1T-OTP memory IP.
The Smart Connected Universe comprises a wide range of compute-intensive and connected devices found in a broad range of market segments that include Mobile Computing, IoT, Wearables, Automotive, Industrial and Health. Although diverse in markets, products developed for the Smart Connected Universe are driven by similar requirements for usage, area efficiency, security and low power. One-time programmable (OTP) memory is often the choice in Smart Connected devices for secure code and key storage; analog and sensor trimming and calibration; device configuration; and device IDs.
When
May 6 at 10AM PDT
How to Register
Register here
About Sidense Corp.
Sidense Corp. provides very dense, highly reliable and secure non-volatile one-time programmable (OTP) Logic Non-Volatile Memory (LNVM) IP for use in standard-logic CMOS processes. The Company, with over 120 patents granted or pending, licenses OTP memory IP based on its innovative one-transistor 1T-Fuse™ bit cell, which does not require extra masks or process steps to manufacture. Sidense 1T-OTP macros provide a better field-programmable, reliable and cost-effective solution than flash, mask ROM, eFuse and other embedded and off-chip NVM technologies for many code storage, encryption key, analog trimming and device configuration uses.
Over 130 companies, including many of the top fabless semiconductor manufacturers and IDMs, have adopted Sidense 1T-OTP as their NVM solution in more than 400 designs. Customers are realizing outstanding savings in solution cost and power consumption along with better security and reliability for applications ranging from mobile and consumer devices to high-temperature, high-reliability automotive and industrial electronics. The IP is offered at and supported by all top-tier semiconductor foundries and selected IDMs. Sidense is headquartered in Ottawa, Canada with sales offices worldwide. For more information, please visit www.sidense.com.
Related Semiconductor IP
- 180nm OTP Non Volatile Memory for Standard CMOS Logic Process
- 130nm OTP Non Volatile Memory for Standard CMOS Logic Process
- 90nm OTP Non Volatile Memory for Standard CMOS Logic Process
- 65nm OTP Non Volatile Memory for Standard CMOS Logic Process
Related News
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- CEVA Lauded by Frost & Sullivan for Addressing the Challenges of Connected Devices with Its Smart Sensing MotionEngine Software
- Samsung Foundry Innovations Power the Future of Big Data, AI/ML and Smart, Connected Devices
- Blueshift Memory Awarded Innovate UK Smart Grant to Develop AI Computer Vision Module
Latest News
- Silvaco Completes Acquisition of Mixel Group, Inc. a Provider of Low-Power, High-Performance Mixed-Signal Connectivity IP Solutions
- Rapidus adopts Teamcenter for Semiconductor Lifecycle Management
- Q4 FY25 Quarterly Activities Report: Weebit Nano well-positioned to achieve 2025 commercial targets
- SiMa.ai Raises $85M to Scale Physical AI, Bringing Total Funding to $355M
- Armv9 and CSS Royalties Drive Growth in $1bn Arm Q1 Earnings