Lattice Announces Updated, More Accessible CPLD Design Tools
HILLSBORO, OR - AUGUST 3, 2009
- Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of Version 1.3 of its ispLEVER® Classic design tool suite. Version 1.3 includes updated support for Lattice CPLDs (Complex Programmable Logic Devices), including the widely popular ispMACH® 4000 device family. Designers can quickly download, for free, ispLEVER Classic for Windows, as well as optional Synopsys Synplify logic synthesis and Aldec Active-HDL simulator modules from: www.latticesemi.com/products/designsoftware/isplever/ispleverclassic. The ispLEVER Classic software download has been segmented into modules to make download and installation faster and more convenient.
The ispLEVER Classic 1.3 software also includes updated ordering part number designations for GAL® 22V10 lead free QFNS package devices. To further support designers who maintain mature systems with discontinued Lattice devices, ispLEVER Classic1.3 software now includes the "Obsolete Pack," which enables additional device support within the design tools. To enable the pack, users simply check the "Show Obsolete Devices" option within the new Project Wizard feature of the Project Navigator application.
About the ispLEVER Classic Design Tool Suite
ispLEVER Classic is the design environment for Lattice CPLDs and mature programmable products. It can be used to take a Lattice device design completely through the design process, from concept to device JEDEC or bitstream programming file output. The ispLEVER Classic for Windows tool suite is a free download from the Lattice website at www.latticesemi.com/products/designsoftware/isplever/ispleverclassic. The ispLEVER Classic software is also distributed with the ispLEVER/Pro tool suite, which is provided on both CD-ROM and DVD.
Third Party Tool Support
In addition to the tool support for Lattice devices provided by the downloadable versions of Synopsys Synplify for Lattice and Active-HDL Lattice Web Edition, Lattice devices are also supported by the full versions of Synopsys Synplify and Aldec Active-HDL.
Pricing and Availability
The ispLEVER Classic 1.3 tool suite for Windows users is available immediately for free.
About Lattice Semiconductor
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit www.latticesemi.com
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Lattice Semiconductor to Acquire Silicon Image for Approximately $600 Million
- Lattice Semiconductor and Helion Demonstrate New FPGA-Based Camera Design Solutions
- Lattice Semiconductor Expedites & Simplifies USB Type-C Implementation in Consumer and Industrial Devices
- Lattice Semiconductor Enables Faster IEC61508 Certification with FPGA Functional Safety Design Flow
Latest News
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development
- VSORA and GUC Partner on Jotunn8 Datacenter AI Inference Processor
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications