Dolphin Integration announces the availability of a complete FREE evaluation kit for its Memory CACHE controller
Meylan, France – January 29, 2010. Dolphin Integration announces the availability of a complete FREE evaluation kit for its Memory CACHE controller. Its name I-Stratus-LP stands for its position at level L1 as Instruction Cache for any processor in search for Low-Power.
Indeed, the breakthrough innovation of I-Stratus-LP is twofold: its dynamic adaptation to the program demands through self-reconfiguration ensuring a drastic reduction of power consumption.
The gains provided by I-Stratus-LP are outstanding:
- the power consumption may be divided up to 12 times
- the apparent frequency may be up to 4 times accelerated
Such results have been assessed with the HideBench benchmark applied on an 8051 in 0.18 um process.
Do not wait anymore: ask for your FREE evaluation of I-Stratus-LP, to appreciate the gain provided by this cache in your own system!
Send an E-mail to logic@dolphin.fr and play with all the parameters of the kit!
It includes an instance of a couple MCU + its program memory and the HideBench benchmark. For a deeper appreciation of I-Stratus-LP in your system, you can simply change the parameters of the program memory and run your own benchmark!
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation and Foundry independence. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
For more information about Dolphin, visit: www.dolphin.fr/rock
Related Semiconductor IP
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Neuromorphic Processor IP
Related News
- SH7 will mix cores and add third cache
- ARM Launches Level 2 Cache Controller
- Acacia Technologies Adds Intel and Advanced Micro Devices to Computer Memory Cache Coherency Litigation
- Dolphin Integration launches a new breed of cache controller, dynamically self-configured to minimize power consumption
Latest News
- Siemens Joins the CHERI Alliance: a United Front for Cutting-Edge Cybersecurity
- Comcores Launches OmniGate: A Versatile and Compact Hardware Evaluation Platform for TSN Ethernet End Stations, Switches, and Gateways
- Logic Design Solutions Announces Gen 5 NVMe Host IP on AGILEX 7 R-Tile
- Global Semiconductor Sales Increase 20.6% Year-to-Year in July
- SignatureIP Achieves PCI-SIG® PCIe® 5.0 Certification, Joining Elite Group on Official Integrators List