Interview: JEDEC on LPDDR3
Kristin Lewotsky, EETimes
5/25/2012 2:53 PM EDT
To read the full article, click here
Related Semiconductor IP
- Functional-Safety & Secure LPDDR3 Memory Subsystem
- LPDDR3 IP solution
- LPDDR3 Synthesizable Transactor
- LPDDR3 DFI Synthesizable Transactor
- LPDDR3 Memory Model
Related News
- JEDEC Announces Publication of LPDDR3 Standard for Low Power Memory Devices
- Altera Announces Industry's First Full-Compliance With New JEDEC DDR3 SDRAM Standard
- JEDEC Announces Publication of LPDDR2 Standard for Low Power Memory Devices
- JEDEC Announces Publication of new MMC v4.4 specification
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs