IPrium releases BCH Encoder and Decoder
FOGGIA, Italy, November 05, 2024 - FPGA intellectual property (IP) provider IPrium LLC has today announced that it has expanded its family of FEC Encoder and Decoder IP products with a new BCH Codec.
The BCH Codec IP Core supports a wide range of code block and payload sizes up to 8191 bytes with high error correction performance. The IP Core is customizable to any standard, including NAND Flash Memory and DVB.
Pricing and Availability
The BCH Encoder and Decoder IP Core is available immediately in synthesizable Verilog or optimized netlist format, along with synthesis scripts, simulation test bench with expected results, and user manual. For further information, a product evaluation or pricing, please visit the IP Core page:
About IPrium LLC
IPrium Modem IP Cores allow designers of communication equipment to rapidly develop and verify their systems in a highly cost-effective manner. IPrium offers FPGA IP Cores for high-quality wireless and wireline modems. Visit IPrium at www.iprium.com.
Related Semiconductor IP
Related News
- IPrium releases CCSDS TC Telecommand LDPC Encoder and Decoder
- IPrium releases IEEE 802.11n/ac/ax LDPC Encoder and Decoder
- IPrium releases CCSDS TM Telemetry AR4JA LDPC Encoder and Decoder
- IPrium releases 100 Gbps Polar Encoder and Decoder
Latest News
- CHIPS Alliance launches the SV Tools Project for open source development of SystemVerilog/UVM codebases
- Socionext Collaborates with Arm to Advance AI Data Center Infrastructure with Arm Total Design
- EDGEAI to Revolutionize Smart Metering with BrainChip Akida 2 License
- IC Manage Advances GDP-XL to GDP-AI — Boosting Designer Efficiency and Accelerating Workflows
- Safe and Secure Technologies, the new BSC and UPC spin-off that will design chips for critical sectors where “failure is not an option”