IP And FinFETs At Advanced Nodes
Ed Sperling, Semiconductor Engineering
July 10th, 2014
Semiconductor Engineering sat down to discuss IP and finFETs at advanced nodes with Bernard Murphy, CTO of Atrenta; Warren Savage, president and CEO of IPextreme; Aveek Sarkar, vice president of engineering and product support at Ansys-Apache; Randy Smith, vice president of marketing at Sonics. What follows are excerpts of that conversation.
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related News
- Cadence Partners with TSMC to Power Next-Generation Innovations Using AI Flows and IP for TSMC Advanced Nodes and 3DFabric
- Innosilicon to Showcase High-Speed Interface IP and Advanced SoC Solutions at the 2025 TSMC OIP Ecosystem Forum
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
Latest News
- Ainekko Acquires Esperanto Technologies’ Intellectual Property to Power Open-Source Edge AI Platform
- BAE Systems advances RH12™ Storefront with new radiation-hardened circuit technology for space community
- GlobalFoundries and BAE Systems Collaborate on Semiconductors for Space
- Synopsys Appoints Mike Ellow as Chief Revenue Officer
- Ainekko Buys Esperanto Hardware IP, Open-Sources It