Intel boosts capex, eyeing 7-nm node
Rick Merritt, EETimes
7/20/2011 7:14 PM EDT
SAN JOSE, Calif. – Intel Corp. is edging up capital expenses this year, in part to pave the way to 7-nm process technology and to bolster its efforts in tablets and so-called ultrabooks. The company also tipped plans to extend its x86 instruction set architecture for security in a conference call announcing record quarterly revenues.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Rambus Announces Tapeout and Availability of 112G Long Reach SerDes PHY on Leading-edge 7nm Node for High-Performance Communications and Data Centers
- Samsung Accelerates New Product Ramp for 7nm Technology Node Using Synopsys' Yield Explorer
- OPENEDGES Announces LPDDR5X/5/4x/4 PHY Tapeout at 7nm process node
- Intel facing another crossroads: 18A or 14A process node
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs