Denali Announces Complete Bundle of I/O Virtualization Technology Solution With PureSpec PCI Express Verification IP
Industry-Leading Verification IP Solution Provides Full Specification Support Of PCI-SIG IOV Technology Standard
SUNNYVALE, Calif. -- July 31, 2008 -- Denali Software, Inc., a world- leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced that its PureSpec(TM) PCI Express(R) (PCIe) verification intellectual property (VIP) product, supports the complete PCI-SIG(R) I/O Virtualization (IOV) specifications, now including Multi-Root IOV(MR-IOV). The PCI-SIG IOV suite of specifications minimizes system hardware and software requirements, allowing the simultaneous sharing of peripherals across multiple microprocessors and operating systems, increasing the performance of virtualized systems and enabling significant power savings. Denali's PureSpec VIP allows verification engineers to verify their next-generation designs, ranging from server processors and network chipset to communication systems, for compliance to the latest PCIe standard, and take advantage of the newest set of IOV technologies.
"PCI-SIG recently announced its suite of specifications for I/O virtualization designed to improve performance and lower CPU/memory consumption," states Al Yanes, PCI-SIG President. "PCI-SIG values Denali's contributions to the industry adoption of our specifications through its work to develop IP products that support the suite of PCI-SIG IOV standards."
"Denali understands the challenges facing design teams, including the complex IOV requirements for complex server, switch and router systems," states Sanjiv Kumar, director of VIP products at Denali Software. "As a provider of PCIe verification IP, our customers use our complete high-quality verification IP that addresses all aspects of the latest PCI-SIG specification. Their designs can meet PCI-SIG IOV compliance and help verification engineers significantly shorten their validation cycle."
About Denali PureSpec
Denali's PureSpec verification IP software for PCIe is the most widely used solution for verifying functionality, compliance and interoperability of PCIe designs at the pre-silicon stage of chip or IP core development. PureSpec supports the latest PCI-SIG specifications for Address Translation Service, Single-Root and Multi-Root I/OV, including configuration spaces (physical function, virtual function and base function), Alternative Routing-ID interpretation, Functional Level Reset (FLR), and PCI Manager (PCIM) capabilities. For more info about PureSpec and its benefits in your next design, visit https://www.denali.com/en/products/vip.
About Denali Software
Denali Software, Inc. is a world-leading provider of electronic design automation (EDA) software and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry's most trusted solutions for deploying PCI Express, NAND Flash and DDR DRAM subsystems. Developers use Denali's EDA, IP and services to reduce risk and speed time-to- market for electronic system and chip design. Denali is headquartered in Sunnyvale, California and has offices around the world to serve the global electronics industry. More information about Denali, its products and services is available at www.denali.com.
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Credo Launches 224G PAM4 SerDes IP on TSMC N3 Process Technology
- Microchip and AVIVA Links Achieve Groundbreaking ASA-ML Interoperability, Accelerating the Shift to Open Standards for Automotive Connectivity
- Sofics Delivers Remarkable PPA & R Performance Near Physical Limits on TSMC 2nm Technology
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions