GE Power Management licenses SoC-e wire-speed Cryptography IP for GOOSE&Sampled Values Security
October 31, 2018 -- The need for security applied to real-time control messages in Power Automation and Control Systems (PACS) is increasing due to potential attackers may have access to the communication networks.
Securing GOOSE and Sampled Values (SV) frames attending IEC 62351-6 standard is a technical challenge. These messages are defined as hard real-time traffic; therefore a very low latency is required for the processing of the frames. Additionally, a high data throughput may be required by an aggregate stream of SVs.
SoC-e wire-speed crypto-IP allows a deterministic low-latency ciphering and deciphering operation of these frames supporting up-to 16 Gbps of data throughput. This IP, named SAScrypt, is implements between the equipment CPU and the Ethernet switch, even inside the SoCs devices and it performs all the the frame processing independently to the software.
System-on-Chip engineering S.L. (SoC-e) is a worldwide leading supplier of time-aware Ethernet networking solutions. SoC-e is pioneer in developing a portfolio of IP cores and rugged platforms that implement these technologies for critical systems.
Related Semiconductor IP
- SHA3 Cryptographic Hash Cores
- Cryptographic Cores IP
- 100% Secure Cryptographic System for RSA, Diffie-Hellman and ECC with AMBA AHB, AXI4 and APB
- Advanced Encryption Standard Cryptographic Co-Processor
- Cryptographic engine using the DES, Triple-DES or AES
Related News
- Analog Bits Adds New Power and Energy Management IP Blocks Proven on TSMC N2P and N3P Processes at TSMC 2025 OIP Ecosystem Forum
- Marvell Unveils Industry’s First 64 Gbps/wire Bi-Directional Die-to-Die Interface IP in 2nm to Power Next Generation XPUs
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Dolphin Design teams up with Raspberry Pi for advanced chip power management
Latest News
- Fraunhofer IPMS develops new 10G TSN endpoint IP Core for deterministic high-speed Ethernet networks
- A new CEO, a cleared deck: Is Imagination finally ready for a deal?
- SkyeChip’s UCIe 3.0 Advanced Package PHY IP for SF4X Listed on Samsung Foundry CONNECT
- Victor Peng Joins Rambus Board of Directors
- Arteris Announces Financial Results for the Fourth Quarter and Full Year 2025 and Estimated First Quarter and Full Year 2026 Guidance