Gaisler Research AB is awarded a contract for development of a System on Chip (SoC) ASIC
May 16, 2005 -- A contract has been signed by Gaisler Research AB and Saab Ericsson Space AB. The aim of the contract is to develop and validate a System on a Chip ASIC intended for future European Space missions. The ASIC is based on the fault tolerant LEON2 processor, with additional functions to interface various equipment and payload within a spacecraft.
"This contract is yet another example where the LEON processor is used in complex System On a Chip designs. The use of the GRLIB IP- library, ideally suited for SoC designs and implementing plug and play capabilities, greatly minimizes the engineering effort" says Sandi Habinc the System Manager of Gaisler Research AB.
About Gaisler Research AB
Gaisler Research AB is a provider of SoC solutions for exceptionally competitive markets such as Aerospace, Military and demanding Commercial applications. The Gaisler Research's products consist of user-customizable 32-bit SPARC V8 processor cores, peripheral IP-cores and associated software and development tools. Gaisler Research solutions help companies develop highly competitive customer and application-specific SoC designs.
"This contract is yet another example where the LEON processor is used in complex System On a Chip designs. The use of the GRLIB IP- library, ideally suited for SoC designs and implementing plug and play capabilities, greatly minimizes the engineering effort" says Sandi Habinc the System Manager of Gaisler Research AB.
About Gaisler Research AB
Gaisler Research AB is a provider of SoC solutions for exceptionally competitive markets such as Aerospace, Military and demanding Commercial applications. The Gaisler Research's products consist of user-customizable 32-bit SPARC V8 processor cores, peripheral IP-cores and associated software and development tools. Gaisler Research solutions help companies develop highly competitive customer and application-specific SoC designs.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Gaisler Research AB is awarded a contract for developing the LEON4 processor
- BrainChip Awarded Air Force Research Laboratory Radar Development Contract
- Chip Interfaces, through its JESD204C IP, supports Extoll’s collaboration in the development of Eridan’s next-generation ASIC
- Key Asic Berhad Signs RM1.11 Million Contract to Jointly Develop AI-Driven, Ultra-Low Power RF Navigation Chip with Middle East Partner
Latest News
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development
- VSORA and GUC Partner on Jotunn8 Datacenter AI Inference Processor
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool