DesignCon: FPGA caveman lag in tools
Mark LaPedus, EETimes
2/1/2011 9:31 PM EST
SANTA CLARA, Calif. - FPGA vendors continue to keep pace with Moore’s Law.
Altera Corp. and Xilinx Inc. have separately announced new and complex 28-nm devices. Intel Corp. will lend its semiconductor process technology muscle to build FPGAs for programmable logic startup Achronix Semiconductor Corp. at 22-nm and beyond under the terms of a recent agreement between the two companies.
But with each new family, the gap between traditional design tools and the underlying silicon capabilities is expanding. Designers are frustrated by inefficient and tedious design tools. Major categories of challenges that designers face include verification, debug and integration with PCBs.
To read the full article, click here
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- Microchip Slashes Time to Innovation with Industry's Most Power-Efficient Mid-Range FPGA Industrial Edge Stack, More Core Library IP and Conversion Tools
- Intel Custom Foundry Certifies Synopsys Implementation and Signoff Tools for 10-nm Tri-Gate Process
- Cadence Digital and Signoff Tools Certified on Samsung Foundry's 14LPP Process
- Cypress Adopts Cadence Digital Implementation and Circuit Simulation Tools for 40nm Automotive Designs
Latest News
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem