DesignCon: FPGA caveman lag in tools
Mark LaPedus, EETimes
2/1/2011 9:31 PM EST
SANTA CLARA, Calif. - FPGA vendors continue to keep pace with Moore’s Law.
Altera Corp. and Xilinx Inc. have separately announced new and complex 28-nm devices. Intel Corp. will lend its semiconductor process technology muscle to build FPGAs for programmable logic startup Achronix Semiconductor Corp. at 22-nm and beyond under the terms of a recent agreement between the two companies.
But with each new family, the gap between traditional design tools and the underlying silicon capabilities is expanding. Designers are frustrated by inefficient and tedious design tools. Major categories of challenges that designers face include verification, debug and integration with PCBs.
To read the full article, click here
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related News
- Microchip Slashes Time to Innovation with Industry's Most Power-Efficient Mid-Range FPGA Industrial Edge Stack, More Core Library IP and Conversion Tools
- ARM DS-5 Development Studio Extends Support for Functional Safety with LDRA's MISRA Compliance Tools
- Intel Custom Foundry Certifies Synopsys Implementation and Signoff Tools for 10-nm Tri-Gate Process
- Cadence Digital and Signoff Tools Certified on Samsung Foundry's 14LPP Process
Latest News
- Siemens accelerates integrated circuit design and verification with agentic AI in Questa One
- Weebit Nano achieves record half-year revenue; licenses ReRAM to Tier-1 Texas Instruments
- IObundle Releases Open-Source UART16550 Core for FPGA SoC Design
- Rapidus Secures 267.6 Billion Yen in Funding from Japan Government and Private Sector Companies
- DNP Invests in Rapidus to Support the Establishment of Mass Production for Next-Generation Semiconductors