EDA earns mixed grades in latest report card
Nicolas Mokhoff, EETimes
6/7/2011 9:45 AM EDT
But that watershed mark will only happen if EDA as an industry not only takes its responsibility for developing design tools that enable the IC design process seriously, but also "at a design cost that allows the ecosystem to operate at a profit," proclaimed Gary Smith.
"This is not about cost of EDA tools—that’s lunch money," remarked Smith at the Design Automation Conference here. "What I’m talking about is the level of automation; the costs are in the engineers to do the design."
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- austriamicrosystems launches new 0.35um Mixed Signal Design Kits for Foundry Customers
- Dolphin Integration and IBM accelerate mixed signal SoC verification through "dynamic Specification Rule Checking"
- Cypress MicroSystems Adds Modem Capabilities to Programmable System on Chip (PSoC) Mixed Signal Array
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs