eASIC and CST Reduce Multi-Level Package Design and Simulation Time by up to 5x
eASIC and Computer Simulation Technology (CST) to demonstrate up to 5x reduction in co-simulation time for multi-level PCB package design
Santa Clara, CA – October 29, 2013 – eASIC® Corporation, a leading provider of Single Mask Adaptable ASIC™ devices and Computer Simulation Technology (CST) have teamed up to significantly reduce multi-level PCB package design and simulation. The solution will be presented at the Industry Spotlight session at EPEPS 2013 (Electrical Performance of Electronic Packaging and Systems) on October 28th
The solution focuses on PCB package co-design and provides accurate, effective decomposition and segmentation modeling techniques for PCB package systems co-simulation. The techniques allow accurate accounting of all discontinuities present at the package interface while saving significant computational effort and resources. The methodologies reduce co-simulation time by up to 5X when compared to the full model simulation, while preserving higher accuracy when compared to traditional partitioning practices.
About eASIC
eASIC® is a fabless semiconductor company offering breakthrough single mask ASIC devices aimed at dramatically reducing the overall cost and time-to-production of customized semiconductor devices. Low-cost, high-performance and fast-turn ASIC and System-on-Chip designs are enabled through patented technology utilizing via-layer customizable routing. This innovative fabric allows eASIC to offer a new generation of ASICs with significantly lower up-front costs than traditional ASICs.
Privately held eASIC Corporation is headquartered in Santa Clara, California. Investors include Khosla Ventures, Kleiner Perkins Caufield and Byers (KPCB), Crescendo Ventures, Seagate Technology (NASDAQ:STX) and Evergreen Partners. For more information on eASIC please visit www.easic.com.
About CST
CST develops and markets high performance software for the simulation of electromagnetic fields in all frequency bands. Its success is based on the implementation of leading edge technology in a user- friendly interface. CST’s customers are market leaders in industries as diverse as Telecommunications, Defense, Automotive, Electronics, and Medical Equipment. Today CST employs 190 sales, development, and support personnel, and enjoys a leading position in the high frequency 3D EM simulation market. Further information about CST can be found at www.cst.com.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- eASIC Enables 3X Increase in Energy Efficiency for Astrophysical Simulation Supercomputer
- Codasip and Metrics Design Automation Announce the Integration of the Metrics Cloud Simulation Platform in Codasip's RISC-V SweRV CORE Support Package Pro
- Oki aims to jumpstart Bluetooth with module, chip set and software package
- Mentor package helps verify TI DSPs
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack