90% Reduction in power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
Grenoble, France -- October 23, 2017 -- The challenge of improving the RFID reader detection range and thus the identification rate induce that the chips must be able to operate at extremely low voltage, as the energy caught by the antenna is lowered. This challenge leads to consider every mean to reduce the RFID chips power consumption.
One of the main way to do so is to optimize the digital part of the design.
The new generation of SESAME eLC standard-cell library at 180 nm is designed to safely operate near threshold voltage, down to 0.68 V +/- 10%, to provide up to 90% of power savings at 1.3 MHz compared to the sponsored library.
Such a comparison must be based on the Motu-Uta benchmark to provide an objective metric to quickly assess the expected improvement.
Motu-Uta is downloadable on Dolphin Integration website with no need for NDA.
Picture 1: SESAME eLC compared to a conventional standard-cell library (Dynamic Power Consumption versus Frequency) at 180 nm RFID process.
Discover our SESAME eLC standard cell library at 180 nm
For further information, sign-in into MyDolphin, your private space for products evaluation kit.
About Dolphin Integration
Dolphin Integration contributes to "enabling low-power Systems-on-Chip" for worldwide customers - up to the major actors of the semiconductor industry - with high-density Silicon IP components best at low-power consumption.
"Foundation IPs" includes innovative libraries of standard cells, register files and memory generators as well as an ultra-low power cache controller. "Fabric IPs" of voltage regulators, Power Island Construction Kit and their control network MAESTRO enable to safely implement low-power SoCs with the smallest silicon area. They also star the "Feature IP": from ultra-low power Voice Activity Detector with high-resolution converters for audio and measurement applications to power-optimized 8 or 16 and 32 bit micro-controllers.
Over 30 years of experience in the integration of silicon IP components, providing services for ASIC/SoC design and fabrication with its own EDA solutions, make DOLPHIN Integration a genuine one-stop shop addressing all customers' needs for specific requests.
It is not just one more supplier of Technology, but the provider of the DOLPHIN Integration know-how!
Related Semiconductor IP
- Standard Cell Library, Low Voltaage TSMC N3P
- SMIC 0.13um 6 track High Density Standard Cell Library - HVT,1.2v operating voltage
- 6 track High Density standard cell library at TSMC 180nm
- Ultra High Density 6-track Standard Cell library - TSMC 65nm 65LP LP / GP / ULP, supports 60/65/70nm channel length
- High Performance & High Density 10 - track Standard Cell library - TSMC 55nm 55LP / LP_eF / ULP / ULP_eF / GP, supports 60/65/70nm channel length
Related News
- Near zero power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
- Save up to 20 % of silicon area with Dolphin Integration's standard cell library SESAME uHD
- eWBM selects Dolphin Integration's Single port SRAM and thick oxide standard cell library at GF 55 LPx
- Dolphin Integration announce availability of their 6-Track Standard Cell Library SESAME HD for the 65 nm LP process
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers