UMC 40nm Low-K Low Power synchronous Feature Dual Port SRAM memory compiler
Overview
UMC 40nm Low-K Low Power synchronous Feature Dual Port SRAM memory compiler
Technical Specifications
Foundry, Node
UMC 40nm
Maturity
Pre-Silicon release
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- Low Power Memory Compiler - Single Port SRAM - GF 22nm FDX
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Low Power Memory Compiler - 1-Port Register File Compiler - GF 22nm FDX
- Single Port SRAM compiler - Memory optimized for high density and low power - compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for ultra high density and low power - 3ML- compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for ultra high density and low power - compiler range up to 576 k