Dolphin Integration在台积电40纳米中引入了新的双端口内存编译器
Grenoble, France – May 21, 2018 -- Dolphin Integration, leader in innovative design solutions for the next generation of energy-efficient System-on-Chips, has announced the launch of its new Dual Port RAM compiler ”ERA” in TSMC 40 nm. This cost-effective RAM compiler creates memories maximizing battery life whilst reducing silicon area. Capable of generating instances ranging from 64 bits to 288 kbits, it also features a new ultra-low leakage stand-by “NAP” mode, allowing a leakage reduction of up to 35% compared to standard stand-by modes with a single clock cycle wake-up time. WIPE, a new feature available as an add-on, allows the reset of the memory in only 5 clock cycles.
The ERA Dual-Port memory compiler is available in Single or Dual Rail with high density, low power, low leakage optimization, in TSMC 40 nm uLP or uLPeF. Power switches can be embedded as an option.
The ERA memory compilers are available for evaluation on your private ”MyDolphin” portal.
The ERA architecture has already been silicon proven in TSMC 55 nm and migrated to the TSMC 40 nm technology node. The following views are available:
- Simulation (Verilog)
- layout (GDSII)
- footprint (LEF)
- timing/power (Liberty)
- MBIST (Tessent) models
About Dolphin Integration
Dolphin Integration is a pioneer in solutions allowing the design of energy efficient Systems-on-Chip, with a unique offering of high-density Foundation, Feature and SoC Fabric Silicon IP components best suited for low power-consumption. Dolphin Integration’s success stories range far and wide and include all the major actors in the semiconductor industry. With 30 years of experience in the integration of silicon IP components coupled with complementary EDA solutions for a power-integrity driven approach to design, and ASIC/SoC design and fabrication, Dolphin Integration is a true one-stop shop.
Not just one more supplier of Technology, but the provider of the Dolphin Integration know-how!
If you liked reading our announcement visit us www.dolpin-integration.com
Related Semiconductor IP
- Dual Port SRAM Compiler with Row/Column Redundancy Option, with Low Leak support, short and long channel, inputs isolation, dual-rails, register scan, supports process FF/P
- Dual Port SRAM Compiler with Row/Column Redundancy Option, with Low Leak support, short and long channel, inputs isolation, dual-rails, register scan, supports process FF/P
- Dual Port SRAM Compiler with Row/Column Redundancy Option, supports process G/LV
- High Performance/Low Power Dual Port SRAM Compiler with Row/Column Redundancy Option, supports process G/GT/LP/LPEF
- Dual Port SRAM Compiler with Row/Column Redundancy Option, supports process GC
Related News
- Dolphin Integration利用新型TITAN只读存储器为40纳米ULP eFlash增强TSMC IP生态系统
- Dolphin Integration的DELTA标准电压调节器为40纳米的物联网片上系统带来新突破
- INGChips选择Dolphin Integration的电源管理IP平台,用于40纳米eFlash的超低功耗蓝牙低功耗SoC
- Dolphin Integration 180纳米标准单元库帮助RFID芯片大幅提高功耗和密度性能