DMP 3D Graphics IP Core "SMAPH-S" is selected by Renesas Electronics
Tokyo, Japan, April 23 2013 – Digital Media Professionals Inc. (DMP), a leading provider of 2D/3D graphics IP (Intellectual Property) cores, announced today that Renesas Electronics, a premier supplier of advanced semiconductor solutions, has selected DMP 3D graphics IP core “SMAPH-S”.
SMAPH-S, which supports OpenGL ES® 3.0/2.0, is designed to deliver the best performance at the smallest area while minimizing power consumption. SMAPH-S supports a wide range of product applications from mobile devices such as smartphone and tablet, to multi-function printers, smart TV etc, using a variety of operating systems including Android, Linux, Windows, VxWorks and micro-ITRON. Its small area and low power consumption help to enhance product competitiveness of its adopters.
“We are honored to license SMAPH-S to Renesas Electronics. The requirement for rich graphics expression is growing rapidly, and graphics IP core performance is one of the key factors for recent devices. It is very satisfying for us to have our high performance, small area size and low power consumption recognized by a leading provider like Renesas Electronics.” – Tatsuo Yamamoto, CEO, DMP.
About DMP
Digital Media Professionals Inc. (TOKYO: 3652) develops industry leading 2D and 3D graphics solutions for global consumer electronics, mobile, embedded and automotive markets. The company was founded in Tokyo, Japan in 2002 and is currently developing several graphics IP cores based on the Khronos™ Group open standards and DMP’s cutting edge 3D graphics IP “Maestro Technology”
Related Semiconductor IP
- OpenGL ES 2.0 3D graphics IP core for FPGAs and ASICs
- High-performance and low-power 3D graphics IP core
- OpenGL® ES2.0 compatible 3D graphics IP core
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- Scalable 3D Graphics Accelerator
Related News
- DMP 3D Graphics IP Core "PICA200 Lite" is adopted for OLYMPUS Tough TG-1
- DMP 3D Graphics IP Core "PICA200 Lite" is adopted for OLYMPUS PEN Lite E-PL5.OLYMPUS PEN mini E-PM2
- STMicroelectronics and Politecnico di Milano Build FASTER 3D Graphics Application using FPGAs
- DMP licenses GPU IP core "SMAPH-F" for Renesas Electronics' SoCs for Office Appliances
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost