Consortium brings 'Spirit' to IP integration
By Michael Santarini
June 3, 2003 (9:19 p.m. EST)
ANAHEIM, Calif. — A new silicon intellectual property (IP) consortium, called Spirit (Structure for Packaging, Integrating, and Re-using IP within Tool flows), was launched Monday (June 2) at the Design Automation Conference (DAC) here. The consortium aims to ensure IP metadata can be easily transferred between IP vendors, EDA companies, semiconductor and systems companies.
The goals of the consortium were previewed last week by EE Times. But here at DAC, Ralph von Vignau, the chairman of the consortium and director of the platform infrastructure department at Philips Semiconductors, along with representatives from the founding member companies, shed more light on the consortium's focus.
Von Vignau said the consortium will focus on developing two standards. First, it will work toward developing a standard IP metadata description in XML code that aims to capture all the IP desi gn, test and integration information and views needed to transfer and exchange IP between companies, so IP users don't have to waste time trying to characterize IP to fit it into their design flows.
Second, the consortium will work to develop a standard API that will allow various companies in the IP chain to integrate Spirit IP descriptions into the various EDA vendor and semiconductor in-house tools.
To date, said von Vignau, there has not been a standard format that contains all the critical IP metadata needed to integrate IP into design flows quickly. “We spend a great deal of time trying to get third-party IP to work with our current tool sets or our own IP to work with different EDA tool suite,” said Von Vignau. “This consortium will address these issues.”
Von Vignau said that all interested parties are welcome to buy a membership for Spirit consortium. The membership will allow members to review and voice opinions about what should be in the standards. They will also get access to the format and the API after it is finished.
But the founding consortium members ARM, Beach Solutions, Cadence Design Systems, Mentor Graphics, Royal Philips Electronics, STMicroelectronics, and Synopsys will have the final say in what the standard will be. The companies put this restriction on it to speed up the creation of the standard.
“This is not a consortium that Synopsys wants to be on five years from now,” said Joachim Kunkel, vice president of marketing for Synopsys IP and Design Services. “We want to see this standard completed very quickly and not drag on too long.”
Despite the EDA Industry's track record of infighting through standard processes, the big three EDA companies don't see this particular standards area as one that would warrant a big fight, noted representatives of Cadence, Synopsys and Mentor at the press conference. In fact, consortium founders said all founding companies the will likely contribute some of their own technologies to the effort to help speed it through the process.
Many of the vendors already have their own encapsulation formats and tools, but, said von Vignau, the tools currently don't talk to one another.
Beach Solutions and Mentor already have proposed and donated their respective XML formats to the consortium, and a working group has already been assigned to evaluate each and perhaps meld the two together to create the final standard. The standard will encapsulate important information about IP blocks, such as clocks, signals, and test strategies and perhaps more in XML so that the broad spectrum of vendor and in-house tools can draw the IP data those tools need to work properly. The format will accompany or be embedded in IP blocks.
Another working group will look at devising a versatile API so all the EDA tools can be adjusted to accept whatever XML based format the consortium devises.
The group expects review of different proposals to be completed by year's end and work on the standard to begin early next year.
“I think the IP vendors will gain the most from this standard,” said von Vignau. “It means they only have to create one file instead of many files for each core they offer.”
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- Standards Organizations Accellera and The SPIRIT Consortium Complete Merger
- Altera Brings FPGA-based Acceleration to IBM Power Systems and Announces Support for OpenPOWER Consortium
- Leader And IntoPIX Boost IP Stream Monitoring With JPEG XS Integration
- DCD-SEMI Brings Full ASIL-D Functional Safety to Entire Automotive IP Cores Portfolio
Latest News
- Quintauris Secures Capital Increase to Accelerate RISC-V Adoption
- MIPI Alliance Releases UniPro v3.0 and M-PHY v6.0, Accelerating JEDEC UFS Performance for Edge AI in Mobile, PC and Automotive
- Marvell to Showcase PCIe 8.0 SerDes Demonstration at DesignCon 2026
- Embedded FPGA reaches a new stage of industrial maturity – Menta at Embedded World 2026
- Fraunhofer IPMS collaborates with Korean TSN Lab to further develop IP solutions for automotive and industrial connectivity