Codasip: Toward Custom, Safe, Secure RISC-V Compute Cores
Emmanuel Till-Vattier, VP of Sales EMEA at Codasip, presented a brief product update at this week’s RISC-V Summit Europe 2025 in Paris.
By Anne-Françoise Pelé, EETimes Europe | May 15, 2025
In a keynote speech at the RISC-V Summit Europe 2025 in Paris, Emmanuel Till-Vattier, VP of sales EMEA at Codasip, presented a brief product update, including new possibilities for fast migration from Arm to RISC-V, new core customization features, and the latest advances in Capability Hardware Enhanced RISC Instructions (CHERI) memory protection.
Codasip focuses on three goals, Till-Vattier said: “One is making RISC-V cores easy to customize. Two is making them safe. And three is security.”
In early May, the Munich-based company launched Codasip L150, a “low-power, area-efficient, three-stage, 32-bit RISC-V core” designed for real-time embedded applications.
To read the full article, click here
Related Semiconductor IP
- 32 Bit - Embedded RISC-V Processor Core
- 32 bit - Compact RISC-V Processor Core
- RISC-V processor - 32 bit, 5-stage pipeline
- 64-bit RISC-V Application Processor Core
- All-In-One RISC-V NPU
Related News
- embedded world 2023: Codasip presents on custom compute and RISC-V design
- Blueshift Memory to use Codasip custom compute to develop new memory-efficient processor technology
- Codasip announces next-generation RISC-V processor family for Custom Compute
- Codasip to Offer Secure Boot Solutions with Veridify Tools
Latest News
- Codasip: Toward Custom, Safe, Secure RISC-V Compute Cores
- The Arm Evolution: From IP to Platform for the AI Era
- Achronix Announces New VectorPath 815 FPGA Accelerator Card
- Perforce Partners with Siemens for Software-Defined, AI-Powered, Silicon-Enabled Design
- Geopolitical Tensions Fuel a Wave of AI Chip Independence as US and Chinese CSPs Race to Develop In-House ASICs, Redefining the Market Landscape, Says TrendForce