Hitachi Selects Synopsys' Discovery Verification IP for ARM AMBA Interconnect for Verification of its Storage Systems
Performance, Intelligent Debug and Advanced Coverage Features Led to Selection of Next-Generation VIP
MOUNTAIN VIEW, Calif., Sept. 19, 2012 -- Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP used in the design, verification and manufacture of electronic components and systems, today announced that the storage solutions division of Hitachi, Ltd. has selected Synopsys' Discovery™ Verification IP (VIP) for the ARM® AMBA® AXI3™ protocol for verification of Hitachi Virtual Storage Platform. Enabled by Synopsys' next-generation VIPER architecture, Discovery VIP demonstrated a performance advantage over other VIP, as well as delivered protocol-aware debug capabilities and advanced built-in coverage features, which have accelerated Hitachi's Storage Systems verification closure process.
"Our advanced storage technologies include various advanced system-on-chips (SoCs) that require complex verification environments where we utilize critical VIP to speed up the verification process," said Yuji Takei, department manager, Storage Integration Engineering, IT Platform R & D Management Division, Information & Telecommunication Systems Company, Hitachi, Ltd. "After a comprehensive evaluation, we selected Synopsys' Discovery VIP for the AMBA AXI3 protocol for verification of our advanced SoCs. We were impressed by its speed advantage and memory efficiency compared to other VIP, as well as by Synopsys' Protocol Analyzer technology and broad coverage features."
The Discovery VIP, based on Synopsys' next-generation VIPER architecture and implemented in 100 percent SystemVerilog, offers enhanced VIP performance, configurability, portability, debug, coverage and extensibility. Discovery VIP supports Synopsys' Protocol Analyzer, a protocol-centric debug environment with intelligent visibility into the VIP source code. These capabilities substantially increase user productivity for one of the most difficult and time-consuming aspects of functional verification.
"Since its launch earlier this year, Discovery VIP has seen strong marketplace momentum," said Manoj Gandhi, senior vice president and general manager of the Synopsys Verification Group. "With VIP becoming increasingly more vital to SoC verification, we continue to provide leading VIP technology to help design teams like the storage solutions business of Hitachi, Ltd. to manage tight verification schedules required for their advanced storage SoCs."
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has approximately 70 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Meet Axiomise's Ashish Darbari at DAC to Learn about Benefits of Formal Verification
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Axiomise Showcases Value of Formal Verification at DVCon Japan and DVCon India
- Axiomise launches Essential Introduction to Practical Formal Verification Training
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs