Alvand Technologies Announce New Line of Silicon Proven Sub-System IP Solution
Santa Clara, California -- April 27, 2011 -- You know Alvand Technologies as a proven supplier of data converter IP (ADC/DAC). Did you also know that Alvand licenses complete Sub-System IP?
Alvand built its reputation by offering compact, low-power, high-resolution ADC and DAC IP modules across multiple foundries and multiple process nodes. Alvand’s advanced data converter technologies are now incorporated into full-featured Sub-System IPs customized for a variety of applications:
- Wireless MIMO Analog Front-end
- 4-Channel Video Analog Front-end
- GigE Analog Front-end
Like all Alvand products, the company’s Sub-System IP is fully qualified and silicon-proven in advanced process nodes. These GDS-ready modules are already in mass production at client accounts. Please visit our website to learn more about Alvand Sub-System IP, or contact us for additional information.
About Alvand Technologies, Inc.
Alvand Technologies is a leading analog IC design company that specializes in high-speed, low-power, and ultra small die area data converters (ADC/DAC) and Analog Front End (AFE) for a broad range of applications, such as wireless (LTE,Wi-MAX,Wi-Fi) systems, ultrasound and mobile TV. Alvand also provides full turnkey mixed-signal ASICs based on its high performance and low power IPs. For more information visit us at www.alvandtech.com
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Qualitas Semiconductor Signs First ASIL-B-Compliant MIPI Sub-system IP Agreement for Autonomous ADAS SoC
- LPDDR6 Has Arrived ! Innosilicon Technology Delivers LPDDR6 Subsystem IP to Leading Clients
- OPENEDGES Advances Commercialization of LPDDR6/5X Memory Subsystem IP, Targeting Next-Generation AI and HPC Markets
- Alvand Technologies' Ultra-Low Power ADC/DAC IP Has Been Selected By Faraday Technology for High-Performance, and Next-Generation Mixed-Signal ASICs
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs