HPC Platform Selects Altera Stratix II FPGA Family for New HMPE System
HPC Platform and Altera Team to Accelerate Complex Financial Transactions
San Jose, Calif. -- September 17, 2008—Altera Corporation (NASDAQ: ALTR) announced today that HPC Platform of Paris, France, has selected two members of the Stratix® II FPGA family for use in their ultra-low latency system for market data processing, algorithmic trading and complex financial product valuation acceleration. The Hardware Messaging and Processing Engine (HMPE) features an optimized modular architecture, domain specific language (DSL) compilers and software environments that enable customers to effectively use FPGAs as reconfigurable hardware.
The HPC Platform HPME is based on a PCI Express (PCIe) board with a Stratix II GX FPGA that interfaces to several other boards with embedded QDRII memory and a Stratix II FPGA for acceleration (algorithmic processing). These boards are interfaced via 144 x 1-Gbps LVDS channels. With up to eight integrated transceiver channels and support for high-speed, low-latency memory access via a QDRII memory interface, the development board provides a fully integrated solution for multi-channel, high-performance applications, while also using limited board space.
Targeting key applications in the financial marketplace, the HPME looks for low-latency including feed handling and complex event processing (CEP) for algorithmic trading strategies, as well as Monte Carlo options and derivatives pricing and risk computations. Using full hardware processing, the HPME achieves performance with a latency of 1.1 to 2.0 microseconds in market data processing, including orders book management.
“We have worked closely with Altera and leading investment banks to demonstrate ultra-low-latency feed handling and complex derivatives valuation acceleration as well as low-latency triggering of algorithmic trading CEP events,” said Marc Battyani, co-founder of HPC Platform. ”Our appliances demonstrate the lowest latency available today. Traditional solutions can not efficiently address the ever-increasing growth in the complexity and volume of financial products”.
HPC Platform’s PCI Express board with a Stratix II GX provides a hardware platform for developing and prototyping high-performance PCIe-based designs and also demonstrates the embedded transceiver and memory circuitry of the Stratix II GX device. With its embedded transceivers, the Stratix II GX device can implement the entire PCIe interface on one device, and the development board offers a high-bandwidth, low-latency, power-efficient PCIe solution with sufficient logic elements (LEs) for these applications.
In the case of feed handling, there is a continuous race among key players to decrease the latency attached to the end-to-end CEP for algorithmic trading. The HPC Platform HPME leverages the ultra-low latency hardware-based feed handling to compute, analyze and deliver a real-time conclusion to another platform that is in a position to trigger an order execution. This processing is located within the feed handling function of the HPC Platform appliance and is performed at the same time with no additional latency due to events generation.
“The HPC Platform appliances leverage the superior performance of our Stratix FPGA family by enabling hardware systems with the use of DSL compilers and optimized core libraries”, said Dr. Misha Burich, Altera’s senior vice president of research and development. “These types of complex financial transactions have been easily and flexibly accelerated with FPGAs, while driving significant cost, power and space savings in the end system.”
About HPC Platform
HPC Platform is a leading provider of ultra-low latency hardware and software solutions. HPC Platform is a privately held startup currently raising capital for its next development phase. For more information, visit www.hpcplatform.com.
About Altera
Altera® programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- Axon Pioneers Next Generation of Triple-Rate SDI Video Processing Systems With Stratix II GX FPGAs
- China's First Digital TV Broadcast Standard Launched on Altera's Stratix II FPGA
- TrellisWare Employs Altera's Stratix II FPGAs in New RapidFire Development Platform
- Altera Provides 50-Gbps SFI-5 Interface on Stratix II GX FPGAs
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions