Achronix Announces PCI-SIG Compliance for Hardened PCI Express on Speedster22i FPGAs
Santa Clara, Calif., May 6, 2014 – Achronix Semiconductor Corporation today announced that its 22nm Speedster22i devices have achieved PCI-SIG® compliance with the PCI Express® (PCIe®) 3.0 Specification for x8 lanes. The Speedster22i devices successfully passed the PCI-SIG Compliance and Interoperability Tests at the PCI-SIG workshop and are now included in the PCI-SIG integrators list. Based on Intel’s 22nm Tri-gate technology, Speedster22i devices are the only FPGAs shipping today that contain a wide range of embedded hard IP – including PCI Express Gen3 with integrated DMA Engine, DDR3, 100G Ethernet and Interlaken.
Hardening key interface IP in the Speedster22i devices frees up a substantial portion of the programmable logic fabric, increasing the effective capacity of the FPGA and reducing the overall power consumption. Additionally the embedded hard IP in Speedster22i HD FPGAs eliminates the cost of purchasing, integrating, closing timing and testing the functions that are required when soft IP is used. The PCI Express logic cores used in Speedster22i devices support Gen 1, 2 and 3 in x1, x4 and x8 configurations and are supplied by Northwest Logic. Speedster22i HD devices are the only FPGAs with an integrated DMA engine hardened as part of the PCI Express core. This provides additional cost, performance and power advantages vs. a soft implementation.
“We embedded the Northwest Logic PCI Express IP because it is an industry-leading, silicon-proven solution,” said Steve Mensor, Vice President of Marketing at Achronix. “Our customers require fully proven functional solutions and that’s what we are delivering with the embedded IP in our 22nm Speedster22i devices.”
“Our PCI Express IP has been successfully deployed in hundreds of applications in both hard and soft implementations,” said Brian Daellenbach, President, Northwest Logic. “We are excited to see our IP play a role in the Speedster22i success story.”
The Speedster22i HD1000 and HD680 devices are shipping today and have the following embedded hard IP: PCIe Gen3 x8 controllers, DDR 2/3 controllers, 10/40/100G Ethernet controllers and 12x10G Interlaken controllers. A video demonstration of the Speedster22i hardened PCI Express IP is available at http://www.achronix.com/products/videos/pci-express-demo.html.
About Achronix Semiconductor Corporation
Achronix is a privately held fabless corporation based in Santa Clara, California. Achronix builds application targeted field programmable gate arrays (FPGAs) built on Intel’s (NASDAQ:INTC) process technology. Achronix ACE design tools include integrated support for Synopsys (NASDAQ:SNPS) Synplify Pro. Achronix has sales offices and representatives in the United States, Europe, and China, and has a research and design office in Bangalore, India. Find out more at http://www.achronix.com.
Related Semiconductor IP
- Phase-frequency detector in CMOS logic
- Phase-frequency detector in ECL logic
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
Related News
- Altera's 40-nm Arria II GX FPGAs Achieve PCI-SIG Compliance for PCIe Express 2.0 Specification
- Achronix and Mentor Graphics provide state of the art physical synthesis support for Speedster22i FPGAs - the world's most advanced FPGAs leveraging Intel's 22nm process technology
- Achronix Now Shipping 22nm Speedster22i FPGAs to Customers
- Synopsys DesignWare IP for PCI Express 3.0 Passes First PCI-SIG PCIe 3.0 Compliance Workshop
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack