1.8V Capable GPIO on Samsung Foundry 4nm FinFET
The 1.8V capable GPIO is an IP macro for on-chip integration.
- Samsung
- 4nm
- SF4
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
1.8V Capable GPIO on Samsung Foundry 4nm FinFET
The 1.8V capable GPIO is an IP macro for on-chip integration.
The 1G UDP Stack IP® enables efficient data transmission over the internet using the UDP protocol for low-latency, loss-tolerant …
The 10G UDP IP Stack offers a hardware protocol stack for efficient UDP/IP communication over LANs or point-to-point connections.
The 40G UDP IP Stack enables fast communication over LAN or point-to-point connections, even without a CPU, by handling UDP/IP en…
UCIe-S PHY for Standard Package (x32) in TSMC N3P, East/West Orientation
The UCIe PHY IP enables high-bandwidth, low-power, and low-latency die-to-die connectivity in a multi-die package for hyperscale …
Optimize your 5G NR O-RAN Split 7.2X design with EIC cutting-edge PRACH Design and Verification Suite.
The CAN XL IP represents a breakthrough, bridging the gap between CAN FD and 100Mbit Ethernet.
Multi-LEO Satellite Link Emulator
In the rapidly evolving landscape of satellite communications, the demand for robust and reliable links to Low Earth Orbit (LEO) …
Single Port Low Leakage SRAM Memory Compiler on GF 22FDX
Single port SRAM compiler with optional redundancy, low power retention mode, and three speed options
Single Port Low Leakage Register File Compiler - GF 22FDX
Single port register file compiler with low power retention mode and three speed options Bit Cell Power Supply (V) P110UL 0.8
Synopsys 3DIO IP Solution is a specialized IO for multi-die integration.
TSMC N3P Source Sync 3DIO Library
Synopsys 3DIO IP Solution is a specialized IO for multi-die integration.
Synopsys 3DIO IP Solution is a specialized IO for multi-die integration.
TSMC N5 Source Sync 3DIO Library
Synopsys 3DIO IP Solution is a specialized IO for multi-die integration.
Synopsys 3DIO IP Solution is a specialized IO for multi-die integration.
GPNPU Processor IP - 1 to 7 TOPs
Designed from the ground up to address significant machine learning (ML) inference deployment challenges facing system on chip (S…
8Kx16 Bits OTP (One-Time Programmable) IP, DB HiTek AN180 1.8V / 5V Process
The ATO008KX16DB180AO15NA is organized as 8Kx16 One-Time Programmable in 16-bit read and 1-bit program modes.
8Kx8 Bits OTP (One-Time Programmable) IP, MXIC 0.18um 1.8V/5V Logic/BCD Process
The ATO0008KX8MX180LBX4DA is organized as an 8K-bits by 8 one-time programmable memory.
1Kx1 Bits OTP (One-Time Programmable) IP, MXIC 0.18um 1.8V/5V CMOS Process
The ATO0001KX1MX180LB52NC is organized as a 1K-bit by 1 one-time programmable (OTP).
32x1 Bits OTP (One-Time Programmable) IP, MXIC 0.18um 1.8V/5V Logic Process
The ATO00032X1MX180LB52ND is organized as a 32-bit by 1 one-time programmable (OTP).