Dynamic Block Reed-Solomon Decoder
Reed-Solomon codes are used to perform Forward Error Correction (FEC).
- Channel Coding
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
Dynamic Block Reed-Solomon Decoder
Reed-Solomon codes are used to perform Forward Error Correction (FEC).
Convolutional encoding is a process of adding redundancy to a signal stream to provide error correction capability.
Turbo coding is an error correction technique widely used in the communications industry.
Turbo coding is an error correction technique widely used in the communications industry.
Distributed Arithmetic FIR (DA-FIR) Filter Generator
The Lattice Distributed Arithmetic Finite Impulse Response (DA-FIR) Filter Generator IP implements a configurable, multi-channel …
Viterbi decoding is an efficient algorithm for decoding convolutionally encoded sequences corrupted by channel noise back to the …
Lattice's FFT Compiler offers forward and inverse Fast Fourier Transforms for point sizes from 64 to 16384.
Peripheral Component Interconnect (PCI) is a widely accepted bus standard that is used in many applications including telecommuni…
Register, Configuration and Control Bus
A2R provides an interconnection mechanism between control registers in an ASIC design and any number of control devices; CPUs, de…
Single Precision IEEE-754 complete FPU
The A2F is a fully synthesizable module implemented in Verilog RTL.
The CMS0006 Universal QAM Demodulator is a 4th generation design that exploits Commsonic’s experience of QAM and OFDM systems for…
The CMS0004 Universal QAM/PSK Modulator is a flexible, high-performance, linear modulator core designed for a wide range of broad…
UART with FIFOs, IrDA and Synchronous CPU Interface
The H16750S is a standard UART providing 100% software compatibility with the popular Texas Instruments 16750 device.
This PCI Host Bridge IP core enables data transfers between a host processor and PCI bus based devices.
The FFT is factored into Radix-4 Butterfly operations.
Reed Solomon Codec (Errors-only)
The CMS0007 Reed Solomon Codec provides ultimate flexibility in its operation and build.
32-bit/33MHz Multi-Function PCI Target
The PCI-T32MF implements a target-only PCI interface compliant with the PCI 2.3 specification.
A2B is a high performance System-on-Chip interconnect designed for use in synthesizable designs.
The 10Gb+ Ethernet Media Access Controller (MAC) transmits and receives data between a host processor and an Ethernet network.
Peripheral Component Interconnect (PCI) is a widely accepted bus standard that is used in many applications including telecommuni…