IEEE 802.3cg® 10BASE-T1S Analog Front-End
The CT25203 implements the analog front end of an IEEE 802.3cg® 10BASE-T1S physical layer.
- Analog Front End
- Silicon-Proven (BCD silicon processes)
- Available
- IEEE 802.3cg
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
IEEE 802.3cg® 10BASE-T1S Analog Front-End
The CT25203 implements the analog front end of an IEEE 802.3cg® 10BASE-T1S physical layer.
RISC-V CPU IP With ISO 26262 Automotive Functional Safety Compliant
AndesCore™ N25F-SE is a 32-bit CPU IP core that supports ISO 26262 ASIL B level functional safety for automotive applications.
JESD204B Tx-Rx PHY IP, Silicon Proven in TSMC 65GP/55GP
The JESD 204B controller IP is optimized and silicon agnostic implementation of the JEDEC JESD204B standard targeting any ASIC, F…
GbE (10/100/1000 Base-T) PHY IP, Silicon Proven in SMIC 28SF
The GPHY is a integrated single chip for Giga 10/100/1000 Ethernet applications with minimal power consumption.
The TCPIP-1G/10G core implements a TCP/IP Hardware Protocol Stack.
PCIe 3.0 Serdes PHY IP, Silicon Proven in SMIC 40LP
Compliance with the PCIe 3.0 Base Specification is standardized by the PCIe 3.0 PHY IP with PIPE 4.3 interface standard.
HomePlugAV is a new standard designed to provide the high data rates and guaranteed Quality of Service (QoS) required by today’s …
Modular, high performance 5G NR Layer 1 (PHY) solutions for Non-Terrestrial Network applications
AccelerComm’s physical layer solution is optimised for 5G satellite hybrid networks and related applications.
32-bit RISC-V processor specifically designed for the Automotive and Functional Safety markets
The SiFive Automotive™ E6-A series is designed for a variety of real-time, 32-bit applications, from system control to hardware s…
AXI4-Stream to/from AXI Memory Map – 2 DMA Channels - Control by SGL Commands Streams
The DB-DMAC-MC2-CS-MM2S-S2MM Verilog RTL IP Core is a Multi-Channel Scatter-Gather DMA Controller that transfers data between AXI…
AXI4-Stream to/from AXI Memory Map – 2 DMA Channels - Control by SGL Descriptors
The DB-DMAC-MC2-DL-MM2S-S2MM Verilog RTL IP Core is a Multi-Channel Scatter-Gather DMA Controller that transfers data between AXI…
Key Value Store/Exact Match Search Engine
The Ultra-Low-Latency (ULL) Exact Match Search Engine (EMSE) IP is latency-optimized Key-Value Store (KVS) system for Accelerated…
Super-Speed Plus USB 3.2 Hub Controller
USB3.2 SuperSpeed Hub The Super Speed Plus USB bus is implemented as a separate dual-simplex dual lane data path consisting of tw…
Universal Chiplet Interconnect Express (UCIe™) PHY and Controller
High-bandwidth, low-power and low-latency standardized die-to-die interconnect
10 GHz to 14 GHz Low phase Noise Fractional-N Synthesizer
The WEA1014S45G is a wide band fractional –N frequency synthesizer with the integrated VCOs.
8.3 GHz to 10.9 GHz Low phase Noise Fractional-N Synthesizer
The WEA811S45G is a wide band fractional –N frequency synthesizer with the integrated VCOs implemented in the GlobalFoundries 45R…
Scalable Ultra-High Throughput Image Scaler
The UHT-SCALER core provides an image and video processing block which converts input images of one size and sampling format to o…
Scalable Ultra-High Throughput JPEG-LS Encoder
The UHT-JPEGLS-E core is a JPEG-LS encoder, compliant to ISO/IEC IS 14495-1 | ITU-T Recommendation T.87 standards.
Ensuring the system security by safeguarding the integrity, authenticity, freshness, and confidentiality of assets The KSE portfo…
24-bit Cap-less ADC 101 dB SNR low power and low latency 4 channels
The mADC101-SW3-LR.01 is a mixed (analog and digital) Virtual Component containing four mono ADC, and additional functions offeri…