Vendor: Certus Semiconductor Category: Analog

Wirebond Digital and Analog Library in TSMC 65nm

A mixed Digital and Analog Library, compatible with I2C and I3C Protocols.

Overview

A mixed Digital and Analog Library, compatible with I2C and I3C Protocols.

This library is a mixed Digital and Analog library built for the TSMC 65nm process. It is based around a Fail-Safe General Purpose Input/Output (FSGPIO) cell that is compatible with both I2C and I3C protocols. The FSGPIO operates with a power supply of 1.0 to 1.2V and can tolerate external signals up to 3.3V. The library contains all the power, ground, and ESD cells to support the FSGPIO as well as an Analog I/O cell. The cells are laid out in an inline wirebond format.

Operating Conditions

Parameter Value
VDDIO 1.0V/1.1V/1.2V
AVDD18 1.8V
Core VDD 1.2V
Tj -40C to 125C
ESD HBM +4kV
ESD CDM +500V
Latchup 200mA

Cell Size and Metal Stack

Cell Size Metal Stack
Bondpad 60x60um  
I/O 125x100um 1P7M

Library Cell Summary

Cell Type Feature
FSGPIO Compatible with I2C and I3C
TEST IO Compact GPIO for testing
VDD SW Low-impedance switch

Key features

  • Full compliance with I2C, I3C, 1.8V, 2.5V and 3.3V specs
  • Supports standard I3C, High-speed I3C, and Ultra-High-Speed I3C modes
  • Push-pull operation in I3C mode
  • Supports   I2C  standard   mode,   fast  mode,   fast mode plus, high-speed mode
  • Open Drain operation in I2C mode, up to 3.3V
  • 3 options for on-die termination to VDDIO: 500 ohms, 1k ohms, and 2k ohms
  • 50k ohm active pull-down
  • High-speed data transfer rate up to 13MHz for I3C
  • Low power consumption
  • 3.3V tolerance on a 1V power supply
  • Bi-Directional data communication
  • Automatically   detects  bus  voltage  and  switches   input thresholds

Block Diagram

Silicon Options

Foundry Node Process Maturity
TSMC 65nm GP

Specifications

Identity

Part Number
AJ65
Vendor
Certus Semiconductor
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: United States

Learn more about Analog IP core

One Platform, Five Libraries: Certus Semiconductor’s I/O IP Portfolio for Every Application on TSMC 22nm ULL/ULP Technologies

Certus Semiconductor’s I/O libraries for TSMC’s 22nm ultra-low leakage (22ULL) and 22nm ultra-low power (22ULP) technologies offer robust, high-performance solutions tailored to a wide range of SoC designs — from ultra-low power IoT nodes to demanding consumer and automotive systems. Whether you need low leakage, high drive strength, or analog compatibility, our production-proven IP covers it all.

Understanding security certification and how analog IP can help

This Agile Analog blog post outlines the security certification process and the impact of implementing analog anti-tamper solutions. With new security measures such as the EU’s Cyber Resilience Act (CRA) regulations becoming fully enforced in 2027, there is increasing interest in security certification and the analog IP that companies can use to detect and prevent security attacks.

Providing protection against EMFI attacks

This Agile Analog blog post is focused on describing the dangers of Electromagnetic Fault Injection (EMFI) attacks and outlining the importance of EMFI sensors that are designed to provide protection.

Frequently asked questions about Analog I/O Pad Library IP cores

What is Wirebond Digital and Analog Library in TSMC 65nm?

Wirebond Digital and Analog Library in TSMC 65nm is a Analog IP core from Certus Semiconductor listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this Analog?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Analog IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP