Vendor: SmartDV Technologies Category: GPIO

VIRTUAL GPIO IIP

Virtual GPIO interface provides host processor to peripheral connectivity using standard data interface such as PCIe, USB, UART, …

Contact Provider Request Datasheet

Overview

Virtual GPIO interface provides host processor to peripheral connectivity using standard data interface such as PCIe, USB, UART, compatible with MIPI Virtual GPIO v0.9 standard. Through its Virtual GPIO compatibility, it provides a simple interface to a wide range of low-cost devices. Virtual GPIO IIP is proven in FPGA environment.The host interface of the Virtual GPIO can be simple interface or can be AMBA APB, AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.

VIRTUAL GPIO IIP is supported natively in Verilog and VHDL

Key features

  • Compliant with standard protocol of MIPI Virtual GPIO v0.9 specification
  • Bi-directional Virtual GPIO state information exchange
  • Transmission latency within the permissible limits
  • Wide range of clock frequency support (from sleep clock to higher frequency (78 MHz)
  • Dynamically switchable clock gears
  • GPIO Stream Length programmability
  • Ability to detect physical interface failure under corner case conditions, such as power failure, or a watchdog timer bite that renders the SoC unable to communicate via standard bus-based communication.
  • Minimum to no software required for driving the interface For lower transmission latency, a third wire providing clock is permitted, making it a 3-Wire VGI interface
  • Minimum impact on power and die area
  • Fully synthesizable.
  • Static synchronous design.
  • Positive edge clocking and no internal tri-states.
  • Scan test ready.
  • Simple interface allows easy connection to Microprocessor/Microcontroller devices

Block Diagram

Virtual GPIO IIP block diagram

Benefits

  • Single Site license option is provided to companies designing in a single site.
  • Multi Sites license option is provided to companies designing in multiple sites.
  • Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
  • Unlimited Designs, license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.

What’s Included?

  • The Virtual GPIO interface is available in Source and netlist products.
  • The Source product is delivered in verilog. If needed VHDL, SystemC code can also be provided.
  • Easy to use Verilog Test Environment with Verilog Testcases
  • Lint, CDC, Synthesis, Simulation Scripts with waiver files
  • IP-XACT RDL generated address map
  • Firmware code and Linux driver package
  • Documentation contains User's Guide and Release notes.

Specifications

Identity

Part Number
Virtual GPIO IIP
Vendor
SmartDV Technologies
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact SmartDV Technologies

Learn more about GPIO IP core

GPIO Solutions for CERN’s Radiation-Hardened Applications

For over a decade, Sofics has collaborated with CERN, the European Organization for Nuclear Research. Sofics has delivered advanced GPIO cells tailored for radiation-hardened applications, supporting CERN’s groundbreaking particle physics experiments.

A Generic Solution to GPIO verification

This paper provides a complete solution to the GPIO Verification for any SoC. GPIO interface is available in every ASIC. To avoid duplicate efforts and (save) time to verify the GPIO interface, we have produced this Generic GPIO verification suite. It is a UVM-based verification environment, with all the necessary subcomponents that are required to verify any GPIO design.

How AI and Edge Computing Are Accelerating RISC-V Adoption

One of the critical problems in today’s computing is that transporting data can be more costly in energy and time than computing. With the growing complexity of AI models, SoC designers have shifted their focus toward optimizing memory hierarchies, increasing bandwidth in interconnects, and architecting based on workloads for improved efficiency.

Ensuring reliability in Advanced IC design

To complete our task as engineers we rely on the tools we use. We collaborated with Siemens EDA solutions back in 2025 on a webinar about how we use their tools to develop our designs and layouts.

Integrating Post-Quantum Cryptography (PQC) on Arty-Z7

Post-quantum cryptography (PQC) is moving from theory to engineering reality. With NIST-standardized algorithms ML-KEM (FIPS 203) and ML-DSA (FIPS 204) now finalized, FPGA developers face a practical challenge: How to integrate these algorithms efficiently on resource-constrained hardware?

Frequently asked questions about GPIO IP cores

What is VIRTUAL GPIO IIP?

VIRTUAL GPIO IIP is a GPIO IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this GPIO?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this GPIO IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP