AMD Receives All Necessary Approvals for Proposed Acquisition of Xilinx
AMD (NASDAQ: AMD) today announced that it has received approval from all necessary authorities to proceed with the acquisition of Xilinx, Inc. (NASDAQ: XLNX).
Vendor:
Xilinx, Inc.
Category:
Channel Coding
Video Over IP FEC
Xilinx provides a generic forward error correction (FEC) engine to generate and insert a SMPTE ST2022 compliant video over IP FEC…
Overview
Xilinx provides a generic forward error correction (FEC) engine to generate and insert a SMPTE ST2022 compliant video over IP FEC stream along with the media stream and supporting up to 512 video channels, accelerating time to market and driving the convergence of broadcast and IP networks.
The Video over IP FEC LogiCORE IP enables forward error correction data to be added to IP-based video streams to provide robust broadcast contribution and distribution links. On the transmit side, media payloads from multiple packetized and multiplexed streams enter the Video over IP FEC transmitter. SMPTE ST 2022-1 or ST 2022-5 compliant two-dimensional FEC packets are generated and inserted along with the Media Packet streams. The transmitter also adds the relevant packet header information when needed, for instance in ST 2022 transport protocol, the ST 2022-2 or ST 2022-6 header is added on top of the media payload. Otherwise, the payload can also be sent as-is in a pass-through mode. Media and FEC packets from the Video over IP FEC transmitter need to go through a header insertion module to build complete Ethernet packets before sending out to the MAC. On the receive side, Ethernet packets from the MAC need to go through a de-framer module to remove the lower layer protocol headers before the data stream enters the Video over IP FEC receiver and any lost packets are recovered through the FEC matrix.
Based on standard AXI4-Stream, AXI4-Lite and AXI4-MM interfaces, the FEC engine can easily be integrated into your video over IP system design.
The Video over IP FEC LogiCORE IP enables forward error correction data to be added to IP-based video streams to provide robust broadcast contribution and distribution links. On the transmit side, media payloads from multiple packetized and multiplexed streams enter the Video over IP FEC transmitter. SMPTE ST 2022-1 or ST 2022-5 compliant two-dimensional FEC packets are generated and inserted along with the Media Packet streams. The transmitter also adds the relevant packet header information when needed, for instance in ST 2022 transport protocol, the ST 2022-2 or ST 2022-6 header is added on top of the media payload. Otherwise, the payload can also be sent as-is in a pass-through mode. Media and FEC packets from the Video over IP FEC transmitter need to go through a header insertion module to build complete Ethernet packets before sending out to the MAC. On the receive side, Ethernet packets from the MAC need to go through a de-framer module to remove the lower layer protocol headers before the data stream enters the Video over IP FEC receiver and any lost packets are recovered through the FEC matrix.
Based on standard AXI4-Stream, AXI4-Lite and AXI4-MM interfaces, the FEC engine can easily be integrated into your video over IP system design.
Key features
- SMPTE ST 2022-1 and ST 2022-5 based FEC encoding and recovery
- Up to 512 channels for ST 2022-1 FEC, up to 8 channels for ST 2022-5 FEC
- FEC matrix selection per channel (selectable L & D parameters)
- FEC interleaving selection per channel (block and non-block aligned)
- FEC operating mode configurable per channel (packet bypass, 1D FEC, 2D FEC)
- FEC recovery on/off per channel
Specifications
Identity
Part Number
EF-DI-VOIP-FEC-SITE
Vendor
Xilinx, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Channel Coding IP core
AMD Acquisition of Xilinx Heats Up Competition with Intel
AMD’s acquisition of Xilinx in an all-stock transaction valued at $35 billion promises to raise the stakes in the second-ranked CPU maker’s competition with Intel.
AMD and Xilinx Provide Update Regarding Expected Timing of Acquisition Close
AMD (NASDAQ: AMD) and Xilinx, Inc. (NASDAQ: XLNX) today released the following statement related to the status of global regulatory approvals for AMD’s proposed acquisition of Xilinx.
Xilinx Launches Alveo U55C, Its Most Powerful Accelerator Card Ever, Purpose-Built for HPC and Big Data Workloads
Xilinx, the leader in adaptive computing, today at the SC21 supercomputing conference introduced the Alveo™ U55C data center accelerator card and a new standards-based, API-driven clustering solution for deploying FPGAs at massive scale.
Xilinx and Leading Broadcast and AV System and IP Integrators Deliver Complete, Production-Ready Multimedia Streaming End-Point Solutions
Xilinx today announced it is working with its IP and system integrator ecosystem to provide the industry’s first and only production-ready multimedia streaming endpoint solutions for broadcast and professional audio/video (AV) applications.
Resilience in Space: Designing Radiation-Tolerant Systems
Space is easily the most challenging environment for IC designers. Without Earth’s atmosphere to protect them, electronic systems are vulnerable to high-energy (ionizing) radiation including alpha and beta particles, gamma and x-rays as well as galactic cosmic radiation.
Frequently asked questions about Channel Coding IP cores
What is Video Over IP FEC?
Video Over IP FEC is a Channel Coding IP core from Xilinx, Inc. listed on Semi IP Hub.
How should engineers evaluate this Channel Coding?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.