Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: GPIO

VeriSilicon GSMC 0.18um 1.8V/3.3V Multiple I/O (05) Library

VeriSilicon GSMC 0.18um 1.8V/3.3V Multiple I/O Cell (05) Library developed by VeriSilicon is optimized for Grace Semiconductor Ma…

Overview

VeriSilicon GSMC 0.18um 1.8V/3.3V Multiple I/O Cell (05) Library developed by VeriSilicon is optimized for Grace Semiconductor Manufacturing Corporation (GSMC) 0.18um Logic 1P6M Salicide 1.8/3.3V process. This library only supports Inline I/O pads for low power application. With configurable output driving strength and selective output slew rate control, this library can work with different IO supply operating voltages from 1.62V to 3.3V.

Key features

  • GSMC 0.18um Logic 1P6M Salicide 1.8V/3.3V process
  • Supports a broad range of IO power supply from 1.62V to 3.3V
  • Supports power-on sequence control
  • Supports to selectively enable both input and output
  • Supports open-drain I/O with low-leakage design
  • Supports clock buffer for small swing signal transmission
  • Supports configurable output driving capability (i.e., from 2mA ~16mA at 3.3V power supply) with selective slew rate control
  • Supports configurable pull up and pull down resistor
  • Supports programmable CMOS or Schmitt input threshold voltage
  • Suitable for four, five, or six metal layers of physical design
  • Easy interface with VeriSilicon GSMC 0.18um process standard I/O libraries

What’s Included?

  • Databook in electronic form
  • Verilog models and Synopsys synthesis models
  • Candence Silicon Ensenble Abstracts (LEF), Avanti! Apollo data, GDS II, LVS netlist

Specifications

Identity

Part Number
GSMC18_MULTIO_05
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Provider

Learn more about GPIO IP core

VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP

The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.

Frequently asked questions about GPIO Pad Library IP cores

What is VeriSilicon GSMC 0.18um 1.8V/3.3V Multiple I/O (05) Library?

VeriSilicon GSMC 0.18um 1.8V/3.3V Multiple I/O (05) Library is a GPIO IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub.

How should engineers evaluate this GPIO?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this GPIO IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP