Using OVM to reuse vital verification knowledge
In this paper, Mentor Graphics and LSI demonstrate that reusing VIP improves quality and saves time, improving verification efficiency and reducing respins.
Vendor:
Siemens Digital Industries Software
Category:
SAS
Verification IP for SAS
Avery SAS VIPs support verification of host and device and expansion targets.
Overview
Avery SAS VIPs support verification of host and device and expansion targets. A variety of standards-based conformance test suites are also supported to ensure complete verification closure of your design to specification compliance.
Specifications
|
Protocol Family |
Standard Organization |
Sub Protocol |
Models |
|---|---|---|---|
|
SAS |
T10 |
SAS4r08a |
|
|
T10 |
SPL5r04 |
||
|
T10 |
SBC4r12 |
||
|
T10 |
SPC5r12 |
||
|
T10 |
SAT3r04 |
||
|
T10 |
SAM6r02 |
Key features
- Initiator and target device models
- Commands sets: SPC-5, SBC-4 including DIF
- Protocols: SAS-4, SPL-4, SAM-6, SAT-4
- Interfaces for DWORD and packet modes
- DWORD modes: serial, 8b/10b, 16b/20b, 32b/40b
- Packet nodes: serial (including FEC), 128b/130b
- Narrow and wide ports
- Low power
- Initiator generates SCSI and TMF commands
- Target acts as full-SCSI drive
- SSP, SMP and STP Transport layer protocols
- All set of primitives
- OOB, speed negotiation sequences
- All frames from SSP, SMP and STP
- Protocol checking and coverage
- Callbacks at transport, port, link and phy layers
- Error injection
- PHY models supports all link speeds and narrow/wide port configurations (1.5/3/6/12/22.5G) and OOB processing
- Expander model with SMP support to support complex topologies
- Basic compliance test suites, including SCSI command test suite
- Native SystemVerilog UVM
What’s Included?
- SAS BFMs
- Compliance test suite
- User guide
Specifications
Identity
Part Number
Avery Verification IP for SAS
Vendor
Siemens Digital Industries Software
Type
Verification IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about SAS IP core
SAS to PCIe Transition: Unlocking the Power of NVMe Technology
By Rohit Gupta | Scott Glenn | Jimmy Gomez | Praveen Midha, Western Digital
Video: Cadence Demonstrates PCIe Gen3 Silicon at PCI-SIG Dev-Con (SAS RAID Controller)
Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core
By leveraging standard RISC-V extensions, namely Zfh (scalar float16) and Zvfh (vector float16), this work proposes an open-source framework to enable complete on-device training on resource-constrained RISC-V single-core.
Embedded Security explained: IPsec and IKEv2 for embedded Systems
Embedded Security explained: Learn about IPsec and IKEv2 for embedded systems, including key components, operational modes, and deployment challenges.
ReGate: Enabling Power Gating in Neural Processing Units
In this paper, the authors present ReGate, which enables fine-grained power-gating of each hardware component in NPU chips with hardware/software co-design.
Frequently asked questions about SAS IP cores
What is Verification IP for SAS?
Verification IP for SAS is a SAS IP core from Siemens Digital Industries Software listed on Semi IP Hub.
How should engineers evaluate this SAS?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SAS IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.