Manufacturing Intelligence: Turning EDA Data into Trusted Action
Manufacturing intelligence connects EDA, TCAD and metrology to turn manufacturing evidence into trusted action, faster.
Vendor:
Siemens Digital Industries Software
Category:
SAS
Verification IP for SAS
Avery SAS VIPs support verification of host and device and expansion targets.
Overview
Avery SAS VIPs support verification of host and device and expansion targets. A variety of standards-based conformance test suites are also supported to ensure complete verification closure of your design to specification compliance.
Specifications
|
Protocol Family |
Standard Organization |
Sub Protocol |
Models |
|---|---|---|---|
|
SAS |
T10 |
SAS4r08a |
|
|
T10 |
SPL5r04 |
||
|
T10 |
SBC4r12 |
||
|
T10 |
SPC5r12 |
||
|
T10 |
SAT3r04 |
||
|
T10 |
SAM6r02 |
Key features
- Initiator and target device models
- Commands sets: SPC-5, SBC-4 including DIF
- Protocols: SAS-4, SPL-4, SAM-6, SAT-4
- Interfaces for DWORD and packet modes
- DWORD modes: serial, 8b/10b, 16b/20b, 32b/40b
- Packet nodes: serial (including FEC), 128b/130b
- Narrow and wide ports
- Low power
- Initiator generates SCSI and TMF commands
- Target acts as full-SCSI drive
- SSP, SMP and STP Transport layer protocols
- All set of primitives
- OOB, speed negotiation sequences
- All frames from SSP, SMP and STP
- Protocol checking and coverage
- Callbacks at transport, port, link and phy layers
- Error injection
- PHY models supports all link speeds and narrow/wide port configurations (1.5/3/6/12/22.5G) and OOB processing
- Expander model with SMP support to support complex topologies
- Basic compliance test suites, including SCSI command test suite
- Native SystemVerilog UVM
What’s Included?
- SAS BFMs
- Compliance test suite
- User guide
Specifications
Identity
Part Number
Avery Verification IP for SAS
Vendor
Siemens Digital Industries Software
Type
Verification IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about SAS IP core
Siemens and TSMC advance AI-powered semiconductor design automation
Building on a longstanding relationship within the TSMC Open Innovation Platform® (OIP) ecosystem, the companies are expanding design enablement efforts across semiconductor design workflows to help mutual customers improve productivity, accelerate design cycles, and manage increasing design complexity.
Leading-edge AI IC designs demand comprehensive HAV methodologies
Learn how comprehensive hardware-assisted verification helps AI SoC teams accelerate RTL, software development and system validation.
Siemens’ IC design solutions now certified for Intel 14A and Intel 18A-P process technologies
Siemens today announced that its Calibre® nmPlatform tool for integrated circuit (IC) design verification and its Solido™ Simulation Suite for analog, custom digital and mixed-signal circuit verification, are now certified for Intel 14A and Intel 18A-P process technologies.
Siemens advances self-verifying agentic AI workflows for semiconductor and PCB design
The new capabilities build on Siemens’ recently introduced Fuse™ EDA AI Agent system and add new NVIDIA AI technology to help long-running, domain scoped, AI agents reason, act and continuously validate decisions against deterministic, physics-based EDA engines.
Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
Defacto Technologies’ technology complements Siemens’ existing EDA solutions by extending end-to-end continuity across the SoC design lifecycle, from early design creation through downstream implementation, verification and signoff. The combined offering supports advanced design workflows, enabling automation across connectivity, timing constraints and power intent process flows.
Frequently asked questions about SAS IP cores
What is Verification IP for SAS?
Verification IP for SAS is a SAS IP core from Siemens Digital Industries Software listed on Semi IP Hub.
How should engineers evaluate this SAS?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SAS IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.