Vendor: Digital Core Design Category: USB

USB 2.0 Device Controller

The DUSB2 is hardware implementation of full/high-speed peripheral controller that interfaces to the UTMI bus transceiver.

Overview

The DUSB2 is hardware implementation of full/high-speed peripheral controller that interfaces to the UTMI bus transceiver. The DUSB2 contains the USB PID and address recognition logic, state machines to handle USB packets and transactions, endpoints number recognition logic and endpoints FIFO control logic. The DUSB2 is designed to support 12 Mb/s "Full Speed" (FS) and 480 Mb/s "High Speed" (HS) serial data transmission rates. The design is technology independent and thus can be implemented in a variety of process technologies. This core strictly conforms to the USB Specification v2.0. The DUSB2 core is delivered with fully automated test bench and complete set of tests, allowing easy package validation at each stage of SoC design flow.

Key features

  • Full compliance with the USB 2.0 specification
  • Full-speed 12 Mbps operation
  • High-speed 480 Mbps operation
  • Software configurable EP0 control endpoint size 8-64 bytes
  • Software configurable 15 IN/OUT end-points:
    • configurable number of endpoints
    • configurable type of each endpoint: INTERRUPT, BULK or ISOCHRONOUS
    • configurable direction of each endpoint
    • configurable size of each endpoint: 8-1024 bytes
  • Supports UTMI Transceiver Macrocell Interface
  • Synchronous RAM interface for FIFOs
  • Suspend and resume power management functions
  • Simple interface allows easy connection to CPU
  • Allows operation from a wide range of CPU clock frequencies
  • Fully synthesizable
  • Static synchronous design
  • Positive edge clocking
  • No internal tri-states
  • Lite design, small gate count and fast operation
  • Scan test ready

Applications

  • Human Interface Devices like keyboards, mouse or game peripherals
  • Mass Storage devices like flash disk, mp3 or mp4 player
  • GPS navigation system
  • Digital Camera
  • Cellular phone
  • Audio devices like microphone or speakers
  • Printer
  • Scanner

What’s Included?

  • HDL Source Code
  • Testbench environment
    • Automatic Simulation macros
    • Tests with reference responses
  • Synthesis scripts
  • Technical documentation
  • 12 months of technical support

Specifications

Identity

Part Number
DUSB2
Vendor
Digital Core Design
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about USB IP core

D32PRO, scalable & royalty free 32-bit CPU

D32PRO is one of the newest 32-bit CPUs available on the market. It’s been designed by Digital Core Design, IP Core provider and SoC design house from Poland, responsible e.g. for the world’s fastest or world’s smallest 8051 CPU. DCD launched more than 70 different architectures since 1999, which have been implemented in more than 300 000 000 electronic devices, that’s why one can be sure that quite considerable experience stands behind the D32PRO.

What Designers Need to Know About USB Low-Power States

In addition to performance and interoperability, achieving low power has been one of the requirements for industry standards specifications. Some of the key specifications like Universal Serial Bus (USB), PCI Express (PCIe), and MIPI have defined power saving features for burst traffic. This whitepaper explains how Synopsys USB IP offers low power using various low power states that go beyond the basic features.

Frequently asked questions about USB IP cores

What is USB 2.0 Device Controller?

USB 2.0 Device Controller is a USB IP core from Digital Core Design listed on Semi IP Hub.

How should engineers evaluate this USB?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this USB IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP