Vendor: VinChip Systems Inc. Category: USB

USB 1.1 Hub Controller

The USB 1.1 Hub core is designed for flexibility and ease of use and is technology independent.

Overview

The USB 1.1 Hub core is designed for flexibility and ease of use and is technology independent.

The USB 1.1 Hub core consists of Hub Controller and Repeater. The Hub Controller provides the mechanism for host to hub communication. Hub-specific status and control commands permit the host to configure a hub and to monitor and control the individual downstream ports.

Hub Controller Block

This block contains a transceiver interface block to compose / decipher the packet fields and a command interpreter block. The command interpreter block decodes both the USB standard commands as well as the HUB class specific commands and provides the necessary Hub/Port status information to the host.

Hub Repeater Block

The hub repeater block handles the connectivity between the root port or a hub port and downstream ports and operates in the full speed mode in the upstream and full or low speed mode in the downstream, depending on the USB1.1 devices connected to the downstream ports.

Upstream / Downstream transceiver

Philips transceiver (ISP 1501BE) is used in our USB1.1 Hub design on both the upstream port and in the two downstream ports.

Port State Machine Block

This block detects the connect / disconnect events in the port and has the capability to enable / disable or suspend / resume of the port. This also reports the port status and change information to the Hub Controller block and also determines whether the device attached is full speed.

Core Configurability

Auto-configure and Auto-wire are pre compiled C language-based utilities. These utilities allow users to customize and configure the hub core in an error-free way. They offer the user a choice of the number of downstream ports along with the desired descriptor contents.

Key features

  • USB 1.1 Compliant
  • Parametrizable downstream ports
  • All hub specific requests supported
  • Easy to use VinAuto-configure utility for wiring of downstream ports.
  • VinAutogen utility for generation of descriptors.
  • Supports suspend/resume for power management.
  • Downstream device connect / disconnect detection.
  • USB1.1 Transceiver compatible upstream and downstream port pins.
  • Provision of port indicators for the downstream ports.

Block Diagram

What’s Included?

  • Key Deliverables
    • VHDL/Verilog source code
    • Synthesis and Test Scripts
    • Test bench
    • Documentation
    • Behavioural models
    • Software drivers
    • Evaluation board
  • Support
    • VinChip's silicon proven cores are backed by
    • Comprehensive warranty
    • Telephone, Fax and E-mail support
    • Updates on specification changes
    • On site support for your mission critical needs

Specifications

Identity

Part Number
V1HUB
Vendor
VinChip Systems Inc.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about USB IP core

What Designers Need to Know About USB Low-Power States

In addition to performance and interoperability, achieving low power has been one of the requirements for industry standards specifications. Some of the key specifications like Universal Serial Bus (USB), PCI Express (PCIe), and MIPI have defined power saving features for burst traffic. This whitepaper explains how Synopsys USB IP offers low power using various low power states that go beyond the basic features.

Frequently asked questions about USB IP cores

What is USB 1.1 Hub Controller?

USB 1.1 Hub Controller is a USB IP core from VinChip Systems Inc. listed on Semi IP Hub.

How should engineers evaluate this USB?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this USB IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP