Vendor: Obsidian Technology Category: Voltage Reference

UMC 55nm ULP Bandgap / Current Reference

The OT0118 is a medium precision, bandgap voltage reference and temperature compensated current reference generator specifically …

Contact Provider Request Datasheet
UMC 55nm ULP View all specifications

Overview

The OT0118 is a medium precision, bandgap voltage reference and temperature compensated current reference generator specifically tuned for the UMC 55nm Ultra Low Power CMOS process.

Key features

  • 3σ 4% untrimmed voltage reference accuracy.
  • 1% variation over -40ºC to 125ºC after trimming.
  • 70dB low frequency PSRR.
  • Trimmed, temperature compensated, 10µA reference current outputs with 3% accuracy.
  • Trimmed IPTAT output currents can be provided.
  • Less than 8µV noise from 0.1Hz to 10KHz.
  • 3 bit voltage trimming.
  • 4 bit current trimming.
  • -40°C to 140°C temperature operation.
  • Small cell area: 0.02mm2 in 55nm CMOS.
  • <0.1mW typical power dissipation.
  • Level shifters for core logic inputs.
  • Can be customize for specific requirements.

Block Diagram

OT0118u55 block diagram

Applications

  • Works with a 2 port Obsidian PD IP.
  • MPU system reference.
  • ADC/ DAC reference.
  • Sensor reference.

What’s Included?

  • Trimming algorithms for room temperature and full temperature characterization.
  • Verilog model.
  • Metal outline.
  • Spice netlist for LVS.
  • Design review spice files.
  • GDS format layout.
  • Timing files.
  • Integration notes.
  • Production test notes.

Silicon Options

Foundry Node Process Maturity
UMC 55nm ULP —

Specifications

Identity

Part Number
OT0118u55
Vendor
Obsidian Technology
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Obsidian Technology

Learn more about Voltage Reference IP core

Analog and Power Management Trends in ASIC and SoC Designs

The design of modern Application Specific Integrated Circuits (ASICs) and Systems on a Chip (SoCs) in advanced process nodes can be differentiated by the on-die integration of analog functions, such as power management. Vidatronic offers this white paper to give some historical background on this trend and delve specifically into the integration of power management. Vidatronic IP solutions and the benefits they bring to ASIC and SoC designers are discussed.

How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering IC

Based on the system specification of a typical smart meter, this article demonstrates the importance of carefully selecting the power metering IP solution so that its specification matches the standard requirements and copes with the application challenges. This article then pinpoints thoroughly the various issues that must be taken into account for the selection of the Silicon IP and helps identify the possible trade-offs between the performance of the Mixed-signal Front-end (MFE) and that of the Power and energy Computation Engine (PCE).

Silicon Qualified SuperViC: the only way to safe SoC integration

System integrators often encounter problems on application boards too late in the design cycle, when bringing together Virtual Components (ViCs of silicon IPs) into a system. Some ViC performances may be degraded at higher levels (SoC and PCB), and thus the final system does not perform as well as expected. In other words, assembling high-performance ViCs together does not guarantee high-performance SoCs or systems when fundamental integration aspects are not addressed or key issues are violated during the integration process.

Analog IP Reuse in Nano Technologies

Presented in this paper is a tool that automatically migrates analog designs from one process to another while keeping circuit and layout topologies.

Frequently asked questions about Voltage Reference IP cores

What is UMC 55nm ULP Bandgap / Current Reference?

UMC 55nm ULP Bandgap / Current Reference is a Voltage Reference IP core from Obsidian Technology listed on Semi IP Hub. It is listed with support for umc.

How should engineers evaluate this Voltage Reference?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Voltage Reference IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP