Overview
Power Regulator, also called Voltage Regulator, is an on-chip device which provides suitable power supply for the core by regulating the external high voltage power supply. It is very convenient for an end user to empower a chip with only one voltage although two kinds of different voltage are consumed by the chip. Present design depicts a regulator that generates 1.8v voltage from 3.3v power supply. "Bypass mode" is also provided in this IP. When 1.8v voltage is supplied instead of 3.3v, the IP will detect it automatically, and the V18 output will conduct the input voltage with approximately a small voltage drop. Based on UMC 0.18um 3.3v/1.8v pure logic process, it can provide a maximum 150mA current.
Learn more about LDO Voltage Regulator IP core
VeriSilicon today announced its high-performance CPP2000 Camera Post-Processing (CPP) IP, expanding the company’s Image Signal Processing (ISP) solutions with advanced post-processing capabilities.
VeriSilicon today announced that its VC9800D Video Processing Unit (VPU) IP supports AV2 decoding, further expanding the company’s advanced video codec portfolio for next-generation video and streaming applications.
VeriSilicon’s Mature GPU, Display Processing, and DeWarp IPs Collaboratively Enable Highly Integrated, Low-Latency AR Display Processing
These enhanced IPs have successfully achieved ISO 26262 ASIL B functional safety certifications issued by TÜV NORD, an international inspection and certification institution, further validating their suitability and reliability for ADAS and autonomous driving applications.
This IP features an architecture streamlined for seamless SoC integration, delivering high-quality inference with low power consumption and a compact silicon footprint. The certificate was issued by SGS-TÜV Saar, an international testing, inspection and certification institution.
The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.
