Synopsys Advances Die‑to‑Die Connectivity with 64G UCIe IP Tape‑Out
Discover Synopsys 64G UCIe IP for energy-efficient, high-bandwidth die-to-die connectivity in advanced multi-die AI and HPC designs.
Vendor:
InPsy
Category:
UCIe
UCIe-S 64GT/s PHY IP
The UCIe-S 64GT/s PHY IP is a cutting-edge solution designed to meet the growing demand for ultra-high-speed interconnects betwee…
Overview
The UCIe-S 64GT/s PHY IP is a cutting-edge solution designed to meet the growing demand for ultra-high-speed interconnects between dies in standard packaging environments. Leveraging the UCIe (Universal Chiplet Interconnect Express) 3.0 standard, this IP supports a blistering data rate of up to 64Gbps per lane, enabling next-generation AI, HPC, and data center SoC applications.
Key features
- Data Rate: Up to 64GT/s per lane
- Power Efficiency: 0.25 ~ 0.8 pJ/bit (process and operating speed dependent)
- Beachfront and Depth per x16 & x32 module
- Bump Pitch: 130um
- Beachfront Bandwidth: ~1,143um
- x16 Depth: 1,239um
- x32 Depth: 2,478um
- Supports Standard Packages
- MCM package on substrate
- Chiplet-to-Chiplet (C2C) with BGA package
- x16 or x32 Transmission and x16, x32 Receiving Lanes per module
- Supports @speed Manufacture Tests for both CP and FT with built-in programmable test patterns generator: PRBS7, PRBS23, or user-defined
- Supports broadcast register write to shorten programming time
- Per-bit real-time data eye monitor provides comprehensive insight into data transmission
- Firmware-based calibration and training allow fast product and system turnaround time Supports 3D package (UCIe v2.0)
- Low Latency: Sub-nanosecond latency for critical computing applications
- Robust Signal Integrity: Designed for high-performance computing environments with challenging noise and crosstalk conditions
- Beachfront Bandwidth per 1.0mm
- 28 GB/s @4GT/s
- 56 GB/s @8GT/s
- 84 GB/s @12GT/s
- 112 GB/s @16GT/s
- 168 GB/s @24GT/s
- 224 GB/s @32GT/s
- 336 GB/s @48GT/s
- 448 GB/s @64GT/s
- Fully integrated solution with IPT UCIe Controller
- Supports IO bypass mode for easy system integration and user-defined applications
Specifications
Identity
Part Number
UCIe-S 64GT/s
Vendor
InPsy
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
Taiwan (R.O.C.)
Learn more about UCIe IP core
Cadence Tapes Out 32GT/s UCIe IP Subsystem on Samsung 4nm Technology
In keeping with a rapidly broadening portfolio of die-to-die connectivity solutions, Cadence has taped out its IP subsystem for 32GT/s UCIe solution on Samsung's 4nm (SF4X) process technology.
UCIe D2D Adapter Explained: Architecture, Flit Mapping, Reliability, and Protocol Multiplexing
Understand the role of the UCIe D2D Adapter in enabling reliable, scalable, multi-protocol die-to-die communication for chiplet architectures.
The Next-Generation UCIe IP Subsystem for Advanced Package Designs
Cadence announces that it has taped out its IP subsystem for the 32G UCIe advanced package on TSMC’s 3nm (N3P) process technology.
Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
Cadence has successfully demonstrated first-pass silicon success of its UCIe™ standard package IP on Samsung Foundry's 5nm automotive process. This milestone underscores Cadence's commitment to delivering high-performance, automotive-grade IP solutions that meet the stringent requirements of next-generation automotive and high-performance computing applications.
40G UCIe IP Advantages for AI Applications
For AI workloads to be processed reliably at a fast rate, the die-to-die interface in multi-die designs must be robust, low latency, and most importantly high bandwidth. This article outlines the need for 40G UCIe IP in AI data center chips leveraging multi-die designs.
Frequently asked questions about UCIe IP cores
What is UCIe-S 64GT/s PHY IP?
UCIe-S 64GT/s PHY IP is a UCIe IP core from InPsy listed on Semi IP Hub.
How should engineers evaluate this UCIe?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UCIe IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.