Securing UALink: Introducing Synopsys UALinkSec_200 Security Module
Secure high-speed data with Synopsys UALinkSec_200 - confidentiality, integrity, and performance for scalable AI data center infrastructures.
Vendor:
Secure-IC
Category:
UALink Security
UALinkSec Engine
UALinkSec is the ultimate security solution for UALink systems, designed for scalable high-performance application environments, …
Overview
UALinkSec is the ultimate security solution for UALink systems, designed for scalable high-performance application environments, particularly the S80 Cloud/DataCenter series requiring high bandwidth.
It enables direct GPU-to-GPU communication, combining maximum performance with robust security. With advanced encryption and authentication across all UPLI channels—including requests, read responses, and write responses—UALinkSec ensures that UALink data is encrypted and authenticated using AES-GCM, keeping it confidential and unaltered during transmission.
Key features
- Throughput up to 800Gbps
- ASIC
- Following UALink200_Specification
- Supports AES-GCM-256
- AXI5-stream interfaces to get UPLI Data
Block Diagram
Click to open fullscreen
Applications
- Secure AI accelerator interconnects in data centers
- Multi-tenant isolation for AI workloads
- Confidential computing support for GPU clusters
- Protection against physical interposers on UALink
- Encrypted intra-rack communication for AI servers
- Secure scale-out of AI pods across racks
- Trusted high-bandwidth links for model training and inference
What’s Included?
- Netlist or RTL
- Documentation
- Scripts for synthesis
- Self-checking RTL test-bench
Specifications
Identity
Part Number
SCZ_SPE_UALinkSec_S80
Vendor
Secure-IC
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
France
Learn more about UALink Security IP core
How Ultra Ethernet And UALink Enable High-Performance, Scalable AI Networks
This article delves into the technical aspects of how scaling up and out is becoming a critical need for HPC and AI chip developers, and how new standards such as Ultra Ethernet and Ultra Accelerator Link (UALink) aim to tackle the challenges of high-bandwidth, low-latency connectivity and efficient resource management.
Securing Scale-Up AI: Cadence’s Complete UALink Solution
As an early contributor to the UALink ecosystem, Cadence delivers a production-ready solution built for real-world AI deployments. By combining high-performance connectivity IP with integrated security, Cadence enables customers to scale AI infrastructure with confidence.
World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
Synopsys delivers standards-compliant 112G PHY IP for linear optics, helping reduce AI interconnect power, latency, and heat.
Enabling the Next Generation of AI Infrastructure with Ethernet for Scale-Up Networking (ESUN)
Learn how ESUN enhances Ethernet for lossless, predictable AI scale-up networking—cutting overhead, reducing tail latency, and improving efficiency.
Reimagining AI Infrastructure: The Power of Converged Back-end Networks
This paper boldly advocates converging scale-up and scale-out back-end networks with simplified, unified management, a game-changing approach for modern AI data centers with GPU/accelerator PoDs (collection of server nodes). By tailoring intra-PoD (scale-up) and inter-PoD (scale-out) architectures to AI’s unique demands, organizations can unlock transformational improvements in speed, efficiency, and reliability with adaptability to different use-cases.
Frequently asked questions about UALink Security IP cores
What is UALinkSec Engine?
UALinkSec Engine is a UALink Security IP core from Secure-IC listed on Semi IP Hub.
How should engineers evaluate this UALink Security?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UALink Security IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.