Vendor: True Circuits, Inc. Category: LPDDR

TSMC CLN16FFPGL 16nm LPDDR4 PHY - 4266Mbps

The TCI LPDDR PHY is a high-performance, scalable system using a radically new architecture that continuously and automatically a…

Contact Provider Request Datasheet
Controller + PHY + 1 LPDDR4 TSMC 16nm FF+GL View all specifications

Overview

The TCI LPDDR PHY is a high-performance, scalable system using a radically new architecture that continuously and automatically adjusts each pin individually, correcting skew within byte lanes. This state-of-the-art tuning acts independently on each pin, data phase and chip select value. Read gate and data eye timing are also continuously adjusted. Automatic training is included for multi-cycle write leveling and read gate timing, read/write data eye timing, and PHY Vref and DRAM Vref settings. Remarkable physical flexibility allows the PHY to adapt to each customer’s die floorplan and package constraints, yet is delivered and verified as a single unit for easy timing closure with no assembly required. The PHY is DFI 5.1 compliant, and when combined with an appropriate LPDDR memory controller, a complete and fully-automatic LPDDR system is realized.

Key features

  • Supports LPDDR4
  • DFI 5.1 compliant
  • Supports x4, x8 and x16 DRAMs
  • Up to 72 bits wide and up to 4 ranks
  • Includes PLL, with frequency multiplication from low frequency reference
  • Per pin architecture automatically corrects skew, increases data eye and eliminates most parallel interface problems
  • Fully automatic training is managed by a light weight special purpose processor
  • Continuous adjustment of read gate and data eye timing
  • Localized and optimized PHY-to-memory controller interface to ease timing closure
  • Full speed read/write BIST with pseudo-random data, mux-scan ATPG and 1149.1 Boundary Scan

Block Diagram

TCI-TN16FFPGL-LPDDR4PHY - 4266Mbps block diagram

Benefits

  • Automatic Deskew - Skew among pins is automatically corrected; intentional skew can reduce SSO
  • Tuning - State-of-the-art tuning is the key to a high performance DDR system
  • Complete PHY - Completely assembled and validated hard PHY and I/O ring means no assembly is required and performance is guaranteed
  • Compatible - DFI 5.1 compliance and PHY independent training allows for compatibility with a variety of memory controllers
  • Flexibility - Proprietary tools generate and validate a PHY fitted to the customer’s die floorplan and package
  • Timing Closure - Memory controller to PHY timing closure is simplified by a localized synchronous interface
  • Instrumentation - PHY resources can measure data eye and jitter per pin, speeding up board bring-up

What’s Included?

  • GDSII and LVS Spice netlist, behavioral, synthesis and LEF models for hard macros
  • RTL code and SDC constraints for soft logic
  • IBIS and Spice models for RDL, package and PCB simulations
  • Extensive user documentation
  • Integration support to ensure a successful tapeout

Silicon Options

Foundry Node Process Maturity
TSMC 16nm FF+GL —

Specifications

Identity

Part Number
TCI-TN16FFPGL-LPDDR4PHY - 4266Mbps
Vendor
True Circuits, Inc.
Type
Silicon IP
Controller / PHY
Controller + PHY , PHY

Standards & Interfaces

Memory
LPDDR4

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact True Circuits, Inc.

Learn more about LPDDR IP core

Practical AI Silicon on Mainstream Node using LPDDR

This solution brief highlights how Samsung’s mainstream 8nm process node and LPDDR5X (LP5X) memory together deliver an optimized balance of performance, bandwidth, power efficiency, and cost. The combination enables scalable AI inference across diverse computing environments, from edge devices and AI appliances to emerging inference-focused AI infrastructure, making advanced AI deployment more accessible for startups, fabless innovators, and OEMs alike.

LPDDR flash: A memory optimized for automotive systems

Next-generation automotive systems are advancing beyond the limits of currently available technologies. The addition of advanced driver assistance systems (ADAS) and other advanced features requires greater processing power and increased connectivity throughout the vehicle.

Frequently asked questions about LPDDR Interface IP

What is TSMC CLN16FFPGL 16nm LPDDR4 PHY - 4266Mbps?

TSMC CLN16FFPGL 16nm LPDDR4 PHY - 4266Mbps is a LPDDR IP core from True Circuits, Inc. listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this LPDDR?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this LPDDR IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP