VeriSilicon Introduces GLTiny™ 3D GPU Programming Model for Ultra-Low-Power, Memory-Efficient Wearable Devices
Optimized GLTiny Model Brings Rich 3D Graphics to Resource-Constrained Wearable Devices Powered by OpenGL ES GPUs
Vendor:
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Category:
Analog Front End
TSMC 55nm Analog 2-1 MUX
This analog 2-1 MUX is designed for low speed application.
Overview
This analog 2-1 MUX is designed for low speed application.
Key features
- Process: TSMC 55nm(CLN55GP)
- Low insertion loss and on resistance: < 13 Ohm
- On resistance flatness: 2.5 Ohm typical
- Current ability: < 10 mA
- Bandwidth: 20MHz typical
- Fast settling: ton < 6n, toff < 5n (at 100 Ohm 35p load)
- Analog input range: rail-to-rail
- Analog supply: 2.25-2.75V; Digital supply: 1.0V
- Low quiescent supply current: < 0.5uA
- Operating junction temperature: -40C ~ 25C ~ 125C
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 55nm | GP | Pre-Silicon |
Specifications
Identity
Part Number
T55GV25_MUX_01
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP
Provider
Learn more about Analog Front End IP core
VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications
VeriSilicon today announced its high-performance CPP2000 Camera Post-Processing (CPP) IP, expanding the company’s Image Signal Processing (ISP) solutions with advanced post-processing capabilities.
VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
VeriSilicon today announced that its VC9800D Video Processing Unit (VPU) IP supports AV2 decoding, further expanding the company’s advanced video codec portfolio for next-generation video and streaming applications.
Hexagon Semi’s HX77 AR Display Processor Achieves Ultra-Low Power Consumption with VeriSilicon’s Nano IP Portfolio
VeriSilicon’s Mature GPU, Display Processing, and DeWarp IPs Collaboratively Enable Highly Integrated, Low-Latency AR Display Processing
VeriSilicon Enhanced ISP8200-FS Series IP Achieves ASIL B Functional Safety Certification
These enhanced IPs have successfully achieved ISO 26262 ASIL B functional safety certifications issued by TÜV NORD, an international inspection and certification institution, further validating their suitability and reliability for ADAS and autonomous driving applications.
VeriSilicon’s NPU IP VIP9000NanoOi-FS has achieved ISO 26262 ASIL B certification
This IP features an architecture streamlined for seamless SoC integration, delivering high-quality inference with low power consumption and a compact silicon footprint. The certificate was issued by SGS-TÜV Saar, an international testing, inspection and certification institution.
Frequently asked questions about Analog Front End IP cores
What is TSMC 55nm Analog 2-1 MUX?
TSMC 55nm Analog 2-1 MUX is a Analog Front End IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for tsmc Pre-Silicon.
How should engineers evaluate this Analog Front End?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Analog Front End IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.