The UCIe CONTROLLER IP
The UCIe IP solution includes D2D Adapter layer which supports streaming/PCIe/CXL/Raw flitformats, supports both standard and mai…
Overview
The UCIe IP solution includes D2D Adapter layer which supports streaming/PCIe/CXL/Raw flitformats, supports both standard and advanced mainband links and sideband links.
Key features
- ARB/MUX
- CRC Computation
- Link State Management
- Sideband Link training and Parameter Negotiation
- Single/Multiple PHY link
- Flit Retry
- Flow Control
Block Diagram
What’s Included?
- Verilog Source code.
- User Guide.
- IP integration Guide
- Simulation Script
- Synthesis Script
- Encrypted UVM Verification Environment
- Basic Testsuite
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about UCIe IP core
Cadence Tapes Out 32GT/s UCIe IP Subsystem on Samsung 4nm Technology
UCIe D2D Adapter Explained: Architecture, Flit Mapping, Reliability, and Protocol Multiplexing
The Next-Generation UCIe IP Subsystem for Advanced Package Designs
Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
40G UCIe IP Advantages for AI Applications
Frequently asked questions about UCIe IP cores
What is The UCIe CONTROLLER IP?
The UCIe CONTROLLER IP is a UCIe IP core from MAXVY Technologies Pvt Ltd listed on Semi IP Hub.
How should engineers evaluate this UCIe?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UCIe IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.